Process for fabricating chip resistor
A process for fabricating a chip resistor capable of forming an end face electrode easily with high accuracy even if the overall dimensions are reduced, comprising a step for forming surface and rear surface electrodes corresponding to individual chip areas, a resistor and a protective film collecti...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
21.02.2007
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A process for fabricating a chip resistor capable of forming an end face electrode easily with high accuracy even if the overall dimensions are reduced, comprising a step for forming surface and rear surface electrodes corresponding to individual chip areas, a resistor and a protective film collectively on a large-size substrate , a step for applying an upper protective layer and a lower protective layer to the surface and rear surface of the large-size substrate , and a step for securing the large-size substrate onto a supporting base through the lower protective layer . The process further comprises a step for making a plurality of primary slits in parallel with each other in the large size substrate by dicing, a step for forming an end face electrode bridging the surface electrode exposed in the primary slit and the end face of the rear surface electrode by sputtering, a step for making a plurality of secondary slits intersecting the primary slits perpendicularly by dicing, a step for subdividing the large-size substrate into multiple chip units , a step for stripping from the supporting base each chip unit by cleaning the upper protective layer and a lower protective layer , and a step for forming a plating layer on the underlying electrode layer of each chip unit to obtain a completed product of a chip resistor . |
---|---|
AbstractList | A process for fabricating a chip resistor capable of forming an end face electrode easily with high accuracy even if the overall dimensions are reduced, comprising a step for forming surface and rear surface electrodes corresponding to individual chip areas, a resistor and a protective film collectively on a large-size substrate , a step for applying an upper protective layer and a lower protective layer to the surface and rear surface of the large-size substrate , and a step for securing the large-size substrate onto a supporting base through the lower protective layer . The process further comprises a step for making a plurality of primary slits in parallel with each other in the large size substrate by dicing, a step for forming an end face electrode bridging the surface electrode exposed in the primary slit and the end face of the rear surface electrode by sputtering, a step for making a plurality of secondary slits intersecting the primary slits perpendicularly by dicing, a step for subdividing the large-size substrate into multiple chip units , a step for stripping from the supporting base each chip unit by cleaning the upper protective layer and a lower protective layer , and a step for forming a plating layer on the underlying electrode layer of each chip unit to obtain a completed product of a chip resistor . |
Author | KOBAYASHI KYOJI,OGUCHI TOMONORI |
Author_xml | – fullname: KOBAYASHI KYOJI,OGUCHI TOMONORI |
BookMark | eNrjYmDJy89L5WRQDSjKT04tLlZIyy9SSEtMKspMTizJzEtXSM7ILFAoSi3OLC7JL-JhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfHOfoaWhhZm5qaOxoRVAACTMChP |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | CN1918675A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_CN1918675A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:20:51 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_CN1918675A3 |
Notes | Application Number: CN2004841775 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070221&DB=EPODOC&CC=CN&NR=1918675A |
ParticipantIDs | epo_espacenet_CN1918675A |
PublicationCentury | 2000 |
PublicationDate | 20070221 |
PublicationDateYYYYMMDD | 2007-02-21 |
PublicationDate_xml | – month: 02 year: 2007 text: 20070221 day: 21 |
PublicationDecade | 2000 |
PublicationYear | 2007 |
RelatedCompanies | KOA K.K |
RelatedCompanies_xml | – name: KOA K.K |
Score | 2.663432 |
Snippet | A process for fabricating a chip resistor capable of forming an end face electrode easily with high accuracy even if the overall dimensions are reduced,... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRICITY RESISTORS |
Title | Process for fabricating chip resistor |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070221&DB=EPODOC&locale=&CC=CN&NR=1918675A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdR1NS8Mw9DGnqDedyvzOQXsLkjZbt0MRl7YMYd2QKbuNJKbbLrW4in_f16xVL4Mc8gEvX7y8j7wPgDuk8X3EI0W9PuOUyw6nyjPveCFKcyzaT0t9xyjpDl_586wza8Cy9oWxcUK_bXBExCiN-F7Y9zr_U2KF1rZy_aBW2PXxGE-D0KmlYx9JEnPCQRBNxuFYOEIEInGSlwDFkh7yxk87sItMtF8af0Vvg9InJf9PUOIj2JsgrKw4hobJWnAg6rxrLdgfVd_dWK0wb30C95VFP0Emk6RSbbL7ZAuil6ucoMxsw32cwm0cTcWQ4nzz363NRVIvzDuDJgr8pg2E4dkhN8kNN5L3ZFq-R6nGpuxKZrR7Du1tUC62D13C4UYv6VKXXUGz-Pwy10hQC3Vjz-IHewN6rQ |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdR1NT4Mw9GVO47zp1MzPcVBuxADdxg7EuAJBHWwxaHYjbVfcLpM4jH_fRwfqZUkP_Uj68Zr32fdeAW6Qxw8Rj7hhD01iENYjBrflHC-EC4JFDLLS3hHF_fCVPM16swYs6lgYlSf0WyVHRIwSiO-Fotf5nxHLU76V6zu-xK6P-yBxPb3WjgfIkkzdG7n-dOJNqE6pS2M9fnFRLXFQNn7YgV0UsJ0yy77_NipjUvL_DCU4hL0pzrUqjqAhV21o0frftTbsR9VzN1YrzFsfw23l0a-hkKlljG9-91m9a2KxzDXUmVW6jxPoBn5CQwPXS3-PltK43ph9Ck1U-GUHNBNhh9IkkUQy4rCspEeZwCbrM1MK6ww622Y53z7UhVaYRON0_Bg_X8DBxkZpGZZ5Cc3i80teIXMt-LWCyw9jL32d |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Process+for+fabricating+chip+resistor&rft.inventor=KOBAYASHI+KYOJI%2COGUCHI+TOMONORI&rft.date=2007-02-21&rft.externalDBID=A&rft.externalDocID=CN1918675A |