Method for machining a semiconductor wafer on both sides in a carrier, carrier, and a semiconductor wafer produced by the method
The method involves guiding a semiconductor wafer (W) into a recess of a rotor plate. Thickness of the semiconductor wafer is reduced to a target thickness by simultaneously removing material from a front side and a back side of the semiconductor wafer. The semiconductor wafer is processed, until it...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
24.01.2007
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The method involves guiding a semiconductor wafer (W) into a recess of a rotor plate. Thickness of the semiconductor wafer is reduced to a target thickness by simultaneously removing material from a front side and a back side of the semiconductor wafer. The semiconductor wafer is processed, until it is thinner than the rotor plate and thicker than an intermediate layer (2), with which the recess of the rotor plate is lined for the protection of the semiconductor wafer. |
---|---|
AbstractList | The method involves guiding a semiconductor wafer (W) into a recess of a rotor plate. Thickness of the semiconductor wafer is reduced to a target thickness by simultaneously removing material from a front side and a back side of the semiconductor wafer. The semiconductor wafer is processed, until it is thinner than the rotor plate and thicker than an intermediate layer (2), with which the recess of the rotor plate is lined for the protection of the semiconductor wafer. |
Author | SCHMOLKE RUEDIGER,BUSCHHARDT THOMAS,HEIER GERHARD,WENSKI GUIDO |
Author_xml | – fullname: SCHMOLKE RUEDIGER,BUSCHHARDT THOMAS,HEIER GERHARD,WENSKI GUIDO |
BookMark | eNqFjb0KAjEQhFNo4d8zuA-g4KmNpRyKjVb2x16yMQGzG5KI2PnoHiJYidXMMN8wQ9VjYRqo55GKEwNWEgTUzrPnCyBkCl4Lm5suXXNHSwmEoZXiIHtDGTx3mMaUPKXZ1yCbH_OYpMtkoH1AcQTh_TxWfYvXTJOPjtR0vzvXhzlFaShH1MRUmvpUbRZVtV5uV_-JFwf6SS0 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | CN1901142A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_CN1901142A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:57:34 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_CN1901142A3 |
Notes | Application Number: CN200610106117 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070124&DB=EPODOC&CC=CN&NR=1901142A |
ParticipantIDs | epo_espacenet_CN1901142A |
PublicationCentury | 2000 |
PublicationDate | 20070124 |
PublicationDateYYYYMMDD | 2007-01-24 |
PublicationDate_xml | – month: 01 year: 2007 text: 20070124 day: 24 |
PublicationDecade | 2000 |
PublicationYear | 2007 |
RelatedCompanies | SILTRONIC AG |
RelatedCompanies_xml | – name: SILTRONIC AG |
Score | 2.669919 |
Snippet | The method involves guiding a semiconductor wafer (W) into a recess of a rotor plate. Thickness of the semiconductor wafer is reduced to a target thickness by... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS DRESSING OR CONDITIONING OF ABRADING SURFACES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS GRINDING MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING PERFORMING OPERATIONS POLISHING SEMICONDUCTOR DEVICES TRANSPORTING |
Title | Method for machining a semiconductor wafer on both sides in a carrier, carrier, and a semiconductor wafer produced by the method |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070124&DB=EPODOC&locale=&CC=CN&NR=1901142A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT8MwDLbGQMANBmi8c0A9UUHb9LFDhVi6aUJaN6GBdpvSl9iBtFqLJm78dJxsZVx2i_Kw5CSOHcfxB3DneInNXSPTbcPhOjXdSO-4KFfUiM3EinDPRNLfMQydwRt9mdrTBnzUf2FUntClSo6IEhWjvFfqvC42TqxAxVaWD9Ecq_Kn_sQPtPp27OJ5S7Wg6_fGo2DENMZ8Fmrhqy_1nkHN5x3YRSPalcFfvfeu_JNS_Fco_SPYGyMtUR1DIxUtOGA17loL9ofr524sriWvPIGfoYJ6Jmhjkk8VAIk6h3BSyuD2XMisrdiy5Fm6ILkgES4AkUicJZkL7BbzhYSmu98UuEi2DC9UEtg0IdE3QfOQrECmT-G235uwgY6szP5mbcbCmmfrDJoiF2kbiMFx5ySuQbmTUSu1PCd2rKxjZw5NvNR7PIf2NioX25su4XDl8jR0k15Bs1p8pdeoq6voRk3zL38omvs |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT8JAEJ4gGvGmqMEnezA92Wjb7YNDY6RAUGkhBg03sn1FDm4JrSHe_OnOLlS8cNvsK9nH7MzOzn4fwI3lxCaztVQ1NYupVLdDtWWjXFEt0mMjxD0TCn-HH1j9N_o8MScV-Cj_wkic0KUER0SJilDeC3lezzdOrI6MrczvwhlmZQ-9sdtRytuxjectVTpttzsadoae4nmuFyjBqyv0nkb1xx3YRQPbESj73fe2-JMy_69QeoewN8K-eHEElYTXoeaVvGt12PfXz92YXEtefgw_vqR6Jmhjkk8ZAIk6hzCSi-D2jAvUVixZsjRZkIyTEBeACCbOnMw4VovYQlDT3W4SjMdbms8lCGwSk_CboHlIViTTJ9DsdcdeX8WhTP9mbeoF5ZiNU6jyjCcNIBrDnRPbGmVWSo3EcKzIMtKWmVo0dhLn_gwa23o5317UhFp_7A-mg6fg5QIOVu5PTdXpJVSLxVdyhXq7CK_llP8C7RWd6w |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+for+machining+a+semiconductor+wafer+on+both+sides+in+a+carrier%2C+carrier%2C+and+a+semiconductor+wafer+produced+by+the+method&rft.inventor=SCHMOLKE+RUEDIGER%2CBUSCHHARDT+THOMAS%2CHEIER+GERHARD%2CWENSKI+GUIDO&rft.date=2007-01-24&rft.externalDBID=A&rft.externalDocID=CN1901142A |