On-chip cache allocation method of deep neural network multi-core accelerator and related device

The invention provides an on-chip cache allocation method for a deep neural network multi-core accelerator, and the method comprises the steps: determining on-chip cache demands of output features of corresponding layers of nodes at two ends of each edge according to the topological sequence of each...

Full description

Saved in:
Bibliographic Details
Main Authors PENG SEN, CAI JINGWEI, WEI YUCHEN, WU ZUOTONG, ZHANG YANNIAN
Format Patent
LanguageChinese
English
Published 19.03.2024
Subjects
Online AccessGet full text

Cover

Loading…