Reconfigurable cache architecture and method for cache coherency

The invention provides a reconfigurable cache architecture and method for cache coherency. The method includes: receiving a memory access command including at least one address of a memory for access; determining at least one access parameter based on the memory access command, wherein the at least...

Full description

Saved in:
Bibliographic Details
Main Author RAZ, ELAD
Format Patent
LanguageChinese
English
Published 22.12.2023
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first