Novel panel framework
The invention provides a novel panel architecture which comprises a display area and a GIP circuit, each row of pixels are driven by a first-stage GIP circuit, and the GIP circuit is arranged below the display area; the hierarchical structure of the panel comprises a substrate, the top of the substr...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | Chinese English |
Published |
17.11.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | The invention provides a novel panel architecture which comprises a display area and a GIP circuit, each row of pixels are driven by a first-stage GIP circuit, and the GIP circuit is arranged below the display area; the hierarchical structure of the panel comprises a substrate, the top of the substrate is provided with an LTPS semiconductor layer, the top of the LTPS semiconductor layer is provided with a first insulating layer, the top of the first insulating layer is provided with a first metal layer, the top of the first metal layer is provided with an insulating flat layer, and the top of the insulating flat layer is provided with a second metal layer. The second metal layer is connected with the drain electrode of the LTPS semiconductor layer, the top of the second metal layer is provided with a second insulating layer, the top of the second insulating layer is provided with an IGZO semiconductor, and the two sides of the IGZO semiconductor are in lap joint with third metal layers. By combining the IGZO |
---|---|
Bibliography: | Application Number: CN202311037961 |