Link delay measurement method and system

The invention relates to a link delay measurement method and system. The measurement method comprises the following steps: generating a first 2n-phase clock at a host end; sampling the second pulse signal; reading a sampling result, and selecting an optimal sampling clock; using the optimal sampling...

Full description

Saved in:
Bibliographic Details
Main Authors ZHU FAN, PENG GUOXIN
Format Patent
LanguageChinese
English
Published 25.10.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The invention relates to a link delay measurement method and system. The measurement method comprises the following steps: generating a first 2n-phase clock at a host end; sampling the second pulse signal; reading a sampling result, and selecting an optimal sampling clock; using the optimal sampling clock as a sending clock to send a synchronization sequence to the slave end; the slave end forwards the synchronization sequence back to the host end; performing clock recovery and generating a second 2n-phase clock; sampling the second pulse signal through a second 2n-phase clock; reading out a sampling result, and selecting a clock corresponding to a fractional order; according to the phase of the clock corresponding to the fractional order, calculating fractional order delay; calculating integer-order delay according to the number of the spaced sampling clocks; and adding the integer-order delay and the fractional-order delay to obtain the overall delay of the link. The measuring system is used for executing t
Bibliography:Application Number: CN202210853343