Chip sintering mold structure and chip fixing method

The invention relates to the technical field of hybrid integrated circuit surface-mounted device assembly, is suitable for a hybrid integrated circuit power chip sintering process, and discloses a chip sintering mold structure and a chip fixing method. A plurality of chips can be fixed and sintered...

Full description

Saved in:
Bibliographic Details
Main Authors JIAO ANYUAN, YE XIAOFEI, YIN YUZE, XI YALI, HUANG DONG, LYU XIAOYUN, YAO JINSHI
Format Patent
LanguageChinese
English
Published 06.09.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The invention relates to the technical field of hybrid integrated circuit surface-mounted device assembly, is suitable for a hybrid integrated circuit power chip sintering process, and discloses a chip sintering mold structure and a chip fixing method. A plurality of chips can be fixed and sintered in the chip sintering mold at the same time, the working efficiency is improved, the chip assembly comprises a molybdenum sheet and a chip which are arranged in the chip sintering mold, and welding flux is arranged between the molybdenum sheet and the chip; and the fixing effect of the chip is increased. The chip sintering mold is simple in structure, replaces a traditional method that a clamp is adopted for fixing, solves the problems of chip damage and low production efficiency during chip surface sintering, and improves the production efficiency and the yield of chip sintering. 本发明涉及混合集成电路表贴器件组装技术领域,适用于混合集成电路功率芯片烧结工艺,公开了一种芯片烧结模具结构及芯片固定方法,在芯片烧结模具板上设置若干芯片烧结模具,可同时实现若干个芯片在芯片烧结模具内的固定烧结工作,提高了工作效率,芯片组件包括在芯片烧结模具内的钼片和芯片,
AbstractList The invention relates to the technical field of hybrid integrated circuit surface-mounted device assembly, is suitable for a hybrid integrated circuit power chip sintering process, and discloses a chip sintering mold structure and a chip fixing method. A plurality of chips can be fixed and sintered in the chip sintering mold at the same time, the working efficiency is improved, the chip assembly comprises a molybdenum sheet and a chip which are arranged in the chip sintering mold, and welding flux is arranged between the molybdenum sheet and the chip; and the fixing effect of the chip is increased. The chip sintering mold is simple in structure, replaces a traditional method that a clamp is adopted for fixing, solves the problems of chip damage and low production efficiency during chip surface sintering, and improves the production efficiency and the yield of chip sintering. 本发明涉及混合集成电路表贴器件组装技术领域,适用于混合集成电路功率芯片烧结工艺,公开了一种芯片烧结模具结构及芯片固定方法,在芯片烧结模具板上设置若干芯片烧结模具,可同时实现若干个芯片在芯片烧结模具内的固定烧结工作,提高了工作效率,芯片组件包括在芯片烧结模具内的钼片和芯片,
Author LYU XIAOYUN
YAO JINSHI
XI YALI
JIAO ANYUAN
HUANG DONG
YE XIAOFEI
YIN YUZE
Author_xml – fullname: JIAO ANYUAN
– fullname: YE XIAOFEI
– fullname: YIN YUZE
– fullname: XI YALI
– fullname: HUANG DONG
– fullname: LYU XIAOYUN
– fullname: YAO JINSHI
BookMark eNrjYmDJy89L5WQwcc7ILFAozswrSS3KzEtXyM3PSVEoLikqTS4pLUpVSMxLUUgGqUjLrABLp5Zk5KfwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQ1MDIwMjCwtHY2LUAAAwYi6A
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 一种芯片烧结模具结构及芯片固定方法
ExternalDocumentID CN115020288A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN115020288A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:49:14 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN115020288A3
Notes Application Number: CN202210611663
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220906&DB=EPODOC&CC=CN&NR=115020288A
ParticipantIDs epo_espacenet_CN115020288A
PublicationCentury 2000
PublicationDate 20220906
PublicationDateYYYYMMDD 2022-09-06
PublicationDate_xml – month: 09
  year: 2022
  text: 20220906
  day: 06
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies XI 'AN MICROELECTRONICS TECHNOLOGY INSTITUTE
RelatedCompanies_xml – name: XI 'AN MICROELECTRONICS TECHNOLOGY INSTITUTE
Score 3.550362
Snippet The invention relates to the technical field of hybrid integrated circuit surface-mounted device assembly, is suitable for a hybrid integrated circuit power...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Chip sintering mold structure and chip fixing method
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220906&DB=EPODOC&locale=&CC=CN&NR=115020288A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhT1Dedis4PIkjfiiVL0_ahiEtbhmA3ZMreRr_COrQttqL4601i53zRt5ALl8vB5S6X-wC4crARU06Ibps80mVvWz0iJNVJYhlmNOAxT1S0RUhHj-RuZs46sFzlwqg6oe-qOKKQqETIe6Pu62rtxPJUbGV9HediqrwJpq6nta9jjA3HoJo3dP3J2BszjTGXhVr44ErDR8Bt-3YDNoUZbUlp8J-GMiul-q1Sgj3YmghsRbMPnc9FD3bYqvNaD7bv2w9vMWxlrz4AwhZ5hWpZ30H64tBL-Zyi7_Kvb68ZiooUJXIFzz8UWLWGPoTLwJ-ykS62n_-cdc7CNaWDI-gWZZEdA6IUpynHlkUz2bfbcGzKqZlw2-LESvDgBPp_4-n_BzyFXck3FTZFz6AryM7OhZ5t4gvFoC-IUYES
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkXnVwXpW7FkaZo-FHHpxtStGzJlb6NNGzbRdriK4l9vEjvni76FXLgkB5fPu98P4MJDdkwExhZ1RGQpblsrwjixMHdtJ2qKWHAdbRGS7gO-HTvjCjwtc2E0Tui7BkeUHsWlvxd6vZ6vHrECHVu5uIxnsiq_6oz8wCxvxwjZnk3MoOW3h4NgwEzGfBaa4b2vDj5STun1GqzLIzZVbAftx5bKSpn_3lI627AxlNqyYgcqn9M61NiSea0Om_3yw1sWS99b7AJm09ncWCh8B_UWZ7zkz4nxDf_69poaUZYYXLUQsw8t1tTQe3DeaY9Y15LdT37mOmHhaqTNfahmeZYegEEIShKBXJekirfb9igRxOGCugK7HDUPofG3nsZ_wjOodUf93qR3E94dwZayoQ6hIsdQlVNIT-SeW8Sn2lhfvWOEAg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Chip+sintering+mold+structure+and+chip+fixing+method&rft.inventor=JIAO+ANYUAN&rft.inventor=YE+XIAOFEI&rft.inventor=YIN+YUZE&rft.inventor=XI+YALI&rft.inventor=HUANG+DONG&rft.inventor=LYU+XIAOYUN&rft.inventor=YAO+JINSHI&rft.date=2022-09-06&rft.externalDBID=A&rft.externalDocID=CN115020288A