SEMICONDUCTOR MODULE INCLUDING PRINTED CIRCUIT BOARD

The present invention relates to a semiconductor module including a printed circuit board and a device. The device comprises: a substrate having a first surface and a second surface; a first conductive terminal disposed over the first surface; a second conductive terminal spaced apart from the first...

Full description

Saved in:
Bibliographic Details
Main Authors JIN HO BAE, YU JEONG CHOE, KYU YONG CHOI
Format Patent
LanguageChinese
English
Published 22.09.2020
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention relates to a semiconductor module including a printed circuit board and a device. The device comprises: a substrate having a first surface and a second surface; a first conductive terminal disposed over the first surface; a second conductive terminal spaced apart from the first conductive terminal in a first direction and disposed over the first surface; a first conductive auxiliary pattern disposed below the first conductive terminal and overlapping with the first conductive terminal, the first conductive auxiliary pattern being coupled to the second conductive terminal;and a second conductive auxiliary pattern disposed below the second conductive terminal and overlapping with the second conducive terminal, the second conductive auxiliary pattern being coupled to the first conductive terminal. 本发明涉及一种包括印刷电路板的半导体模块以及一种装置,该装置可包括:具有第一表面和第二表面的衬底;设置在第一表面上方的第一导电端子;沿第一方向与第一导电端子间隔开并且设置在第一表面上方的第二导电端子;设置在第一导电端子下方并且与第一导电端子重叠的第一导电辅助图案,第一导电辅助图案联接到第二导电端子;以及设置在第二导电端子下方并且与第二导电端子重叠的第二导电辅助图案,第二导电辅助图案联接到第
AbstractList The present invention relates to a semiconductor module including a printed circuit board and a device. The device comprises: a substrate having a first surface and a second surface; a first conductive terminal disposed over the first surface; a second conductive terminal spaced apart from the first conductive terminal in a first direction and disposed over the first surface; a first conductive auxiliary pattern disposed below the first conductive terminal and overlapping with the first conductive terminal, the first conductive auxiliary pattern being coupled to the second conductive terminal;and a second conductive auxiliary pattern disposed below the second conductive terminal and overlapping with the second conducive terminal, the second conductive auxiliary pattern being coupled to the first conductive terminal. 本发明涉及一种包括印刷电路板的半导体模块以及一种装置,该装置可包括:具有第一表面和第二表面的衬底;设置在第一表面上方的第一导电端子;沿第一方向与第一导电端子间隔开并且设置在第一表面上方的第二导电端子;设置在第一导电端子下方并且与第一导电端子重叠的第一导电辅助图案,第一导电辅助图案联接到第二导电端子;以及设置在第二导电端子下方并且与第二导电端子重叠的第二导电辅助图案,第二导电辅助图案联接到第
Author JIN HO BAE
YU JEONG CHOE
KYU YONG CHOI
Author_xml – fullname: JIN HO BAE
– fullname: YU JEONG CHOE
– fullname: KYU YONG CHOI
BookMark eNrjYmDJy89L5WQwCXb19XT293MJdQ7xD1Lw9XcJ9XFV8PRz9gl18fRzVwgI8vQLcXVRcPYMcg71DFFw8ncMcuFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGhmaWZpYmFo7GxKgBAOE5KWY
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 包括印刷电路板的半导体模块
ExternalDocumentID CN111696948A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN111696948A3
IEDL.DBID EVB
IngestDate Fri Aug 23 06:56:52 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN111696948A3
Notes Application Number: CN201910962187
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200922&DB=EPODOC&CC=CN&NR=111696948A
ParticipantIDs epo_espacenet_CN111696948A
PublicationCentury 2000
PublicationDate 20200922
PublicationDateYYYYMMDD 2020-09-22
PublicationDate_xml – month: 09
  year: 2020
  text: 20200922
  day: 22
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies SK HYNIX INC
RelatedCompanies_xml – name: SK HYNIX INC
Score 3.4181185
Snippet The present invention relates to a semiconductor module including a printed circuit board and a device. The device comprises: a substrate having a first...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR MODULE INCLUDING PRINTED CIRCUIT BOARD
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200922&DB=EPODOC&locale=&CC=CN&NR=111696948A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNpzLnBxGkb8Wty7L1ociatG6ytqO2srfRdgX1oRuuIvjXewmd80XfQgKX5OC-krvfAdzK7troCWR6H9WfTo2ko5tpj-n9PEODnhrtRP3oej4bxfRx1pvV4G1TC6NwQj8VOCJKVIbyXip9vdo-YgmVW7m-S19xannvRpbQquhYQQgZmrAtZxqIgGucW9zX_NBCkWYmM-lguAO70o2WOPvOsy2rUla_TYp7BHtTpFaUx1D7emnAAd90XmvAvld9eOOwkr31CdAnybLAFzGPgpB4gYgnDsGgfII-nf9AZF4DqiHCxyGPxxGxg2EoTuHGdSI-0nH7-c9d59zfnrR7BvViWeRNIINu3knayG9T4sstzIRmJs3R-1qkCaMsP4fW33Ra_y1ewKHkm0yBMIxLqJfvH_kV2tkyvVYM-gZMknvE
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkXnVwXpW3Hrsm59KLImm6u26ait7K20XUF96IarCP71XkLnfNG3kMAlObiv5O53ADeiuzZ6ApnWR_WnET3paGbaM7R-nqFBT_V2In90PW5MIvIw681q8LauhZE4oZ8SHBElKkN5L6W-Xm4esZjMrVzdpq84tbgbhxZTq-hYQgjpKrOt0dRnPlUptShXeWChSBumYZLBcAu2-wKdV7hOz7aoSln-NinjfdiZIrWiPIDa10sTGnTdea0Ju1714Y3DSvZWh0CeBMt8ziIa-oHi-SxyRwoG5S76dPxeEXkNqIYU6gQ0ckLF9ocBO4Lr8SikEw23j3_uGlO-OWn3GOrFoshPQBl0807SRn6bAl9ubiYkM0mO3tc8TQxi5KfQ-ptO67_FK2hMQs-NXYc_nsGe4KFIh9D1c6iX7x_5BdrcMr2UzPoGPoh-sQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+MODULE+INCLUDING+PRINTED+CIRCUIT+BOARD&rft.inventor=JIN+HO+BAE&rft.inventor=YU+JEONG+CHOE&rft.inventor=KYU+YONG+CHOI&rft.date=2020-09-22&rft.externalDBID=A&rft.externalDocID=CN111696948A