SYSTEMS, METHODS AND APPARATUS FOR ENABLING HIGH VOLTAGE CIRCUITS

Systems, methods and apparatus for coexistence of high voltage and low voltage devices and circuits on a same integrated circuit fabricated in silicon-on-insulator (SOI) technology are described. In particular, techniques for mitigating back gate effects are described, including using of resistive a...

Full description

Saved in:
Bibliographic Details
Main Authors DUVALLET ALAIN, GREEN MERLIN, WILLARD SIMON, ABESINGHA BUDDHIKA, KUMARASAMY SIVAKUMAR
Format Patent
LanguageChinese
English
Published 02.08.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Systems, methods and apparatus for coexistence of high voltage and low voltage devices and circuits on a same integrated circuit fabricated in silicon-on-insulator (SOI) technology are described. In particular, techniques for mitigating back gate effects are described, including using of resistive and/or capacitive couplings to control surface potentials at regions of a substrate used for the SOIfabrication proximate the high voltage and low voltage devices and circuits. In one case, an N-type implant is used to provide a high potential differential with respect to a substrate potential. 描述了用于高电压和低电压器件以及电路在以绝缘体上硅(SOI)技术制备的同一集成电路上共存的系统、方法和设备。具体地,描述了用于减轻背栅效应的技术,包括使用电阻耦合和/或电容耦合来控制在用于SOI制备的衬底的靠近高电压和低电压器件以及电路的区域处的表面电势。在一种情况下,使用N型注入来提供相对于衬底电势的高电势差。
AbstractList Systems, methods and apparatus for coexistence of high voltage and low voltage devices and circuits on a same integrated circuit fabricated in silicon-on-insulator (SOI) technology are described. In particular, techniques for mitigating back gate effects are described, including using of resistive and/or capacitive couplings to control surface potentials at regions of a substrate used for the SOIfabrication proximate the high voltage and low voltage devices and circuits. In one case, an N-type implant is used to provide a high potential differential with respect to a substrate potential. 描述了用于高电压和低电压器件以及电路在以绝缘体上硅(SOI)技术制备的同一集成电路上共存的系统、方法和设备。具体地,描述了用于减轻背栅效应的技术,包括使用电阻耦合和/或电容耦合来控制在用于SOI制备的衬底的靠近高电压和低电压器件以及电路的区域处的表面电势。在一种情况下,使用N型注入来提供相对于衬底电势的高电势差。
Author DUVALLET ALAIN
KUMARASAMY SIVAKUMAR
ABESINGHA BUDDHIKA
GREEN MERLIN
WILLARD SIMON
Author_xml – fullname: DUVALLET ALAIN
– fullname: GREEN MERLIN
– fullname: WILLARD SIMON
– fullname: ABESINGHA BUDDHIKA
– fullname: KUMARASAMY SIVAKUMAR
BookMark eNrjYmDJy89L5WRwDI4MDnH1DdZR8HUN8fB3CVZw9HNRcAwIcAxyDAkNVnDzD1Jw9XN08vH0c1fw8HT3UAjz9wlxdHdVcPYMcg71DAnmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhgYGFhYWlkaOxsSoAQDoBiyr
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 用于实现高电压电路的系统、方法和设备
ExternalDocumentID CN110088892A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN110088892A3
IEDL.DBID EVB
IngestDate Fri Jul 19 13:15:02 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN110088892A3
Notes Application Number: CN201780078779
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190802&DB=EPODOC&CC=CN&NR=110088892A
ParticipantIDs epo_espacenet_CN110088892A
PublicationCentury 2000
PublicationDate 20190802
PublicationDateYYYYMMDD 2019-08-02
PublicationDate_xml – month: 08
  year: 2019
  text: 20190802
  day: 02
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies PSEMI CORPORATION
RelatedCompanies_xml – name: PSEMI CORPORATION
Score 3.340729
Snippet Systems, methods and apparatus for coexistence of high voltage and low voltage devices and circuits on a same integrated circuit fabricated in...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SYSTEMS, METHODS AND APPARATUS FOR ENABLING HIGH VOLTAGE CIRCUITS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190802&DB=EPODOC&locale=&CC=CN&NR=110088892A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwEA5zivqmU9H5gwjSJ4ul3Vb7UCRLs7WypmXNxnwapk1RH7bhKoJ_vdeyOV_0LSRwXA6-3H3J3QWhm0wa0kpbjm5JIwOC0sp0iIqknspn1bYdJ7dVWSgc8o4_aj1O2pMaelvXwlR9Qj-r5oiAqBTwXlTn9WJzieVVuZXLO_kKU_OHnnA9bcWOwbvdG6bmdV0WR15ENUpdyjU-dMvOaED2HJNsoW0Io-0SDWzcLatSFr9dSu8A7cQgbVYcotrXSwPt0fXPaw20G64evGG4wt7yCA7Ap0SwMLnFIRN-5CWYcA-TOCZDIkYJBjqHGSfdQcD72A_6Ph5HA0H6DNNgSEeBSI7RdY8J6uugy_Rn41PKN2pbJ6g-m8_UKcIQc-SZlZd0CciM7Uhl2HnqqMxUHZXn6Rlq_i2n-d_iOdovjVgluJkXqF68f6hLcLqFvKqs9Q2jLYD1
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkXnVwTpk8XSbqt9KNKl3VpdP1izsT0N06aoD9twFcG_3mvZnC_6FhI4Lge_3P2SuwvATcoVriVNQ9a4kiJBaaYyRkVcTvizaOmGkemiKBT2g7Y7bD6OW-MKvK1rYco-oZ9lc0REVIJ4z8vzerG5xLLL3MrlHX_FqflDl5m2tGLH6N3uFVWyO6YThXZIJUpNGkjBwCw6oyHZM1RrC7YxxNYLNDijTlGVsvjtUrr7sBOhtFl-AJWvlzrU6PrntTrs-qsHbxyusLc8xANwEjPHj2-J7zA3tGNiBTaxosgaWGwYE6RzxAmsTt8LesT1ei4ZhX1m9RxCvQEdeiw-guuuw6groy7Tn41PabBRWzuG6mw-EydAMObIUi0r6BKSGd3gQtGzxBCpKtoiy5JTaPwtp_Hf4hXUXOb3p6jp0xnsFQYtk93Uc6jm7x_iAh1wzi9Ly30D2ueD6A
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYSTEMS%2C+METHODS+AND+APPARATUS+FOR+ENABLING+HIGH+VOLTAGE+CIRCUITS&rft.inventor=DUVALLET+ALAIN&rft.inventor=GREEN+MERLIN&rft.inventor=WILLARD+SIMON&rft.inventor=ABESINGHA+BUDDHIKA&rft.inventor=KUMARASAMY+SIVAKUMAR&rft.date=2019-08-02&rft.externalDBID=A&rft.externalDocID=CN110088892A