Vertical-type memory device and manufacturing method thereof

The present invention provides a vertical-type memory device and a manufacturing method thereof, the device including a substrate having a cell array region and a connection region; gate electrode layers stacked on the cell array region and the connection region of the substrate, the gate electrode...

Full description

Saved in:
Bibliographic Details
Main Authors HYUN GOO JUN, JONG WON KIM
Format Patent
LanguageChinese
English
Published 05.02.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention provides a vertical-type memory device and a manufacturing method thereof, the device including a substrate having a cell array region and a connection region; gate electrode layers stacked on the cell array region and the connection region of the substrate, the gate electrode layers forming a stepped structure in the connection region; a cell channel layer in the cell arrayregion, the cell channel layer passing through the plurality of gate electrode layers; a dummy channel layer in the connection region, the dummy channel layer passing through at least one gate electrode layer of the plurality of gate electrode layers; a cell epitaxial layer disposed below the cell channel layer; and a dummy epitaxial layer disposed below the dummy channel layer, wherein the dummyepitaxial layer has a shape that is different from a shape of the cell epitaxial layer. 提供了种垂直型存储器装置及其制造方法,所述装置包括:衬底,具有单元阵列区域和连接区域;栅电极层,堆叠在衬底的单元阵列区域和连接区域上,栅电极层在连接区域中形成阶梯结构;单元通道层,在单元阵列区域中,单元通道层穿过所述多个栅电极层;虚设通道层,在连接区域中,虚设通道层穿过所述多
AbstractList The present invention provides a vertical-type memory device and a manufacturing method thereof, the device including a substrate having a cell array region and a connection region; gate electrode layers stacked on the cell array region and the connection region of the substrate, the gate electrode layers forming a stepped structure in the connection region; a cell channel layer in the cell arrayregion, the cell channel layer passing through the plurality of gate electrode layers; a dummy channel layer in the connection region, the dummy channel layer passing through at least one gate electrode layer of the plurality of gate electrode layers; a cell epitaxial layer disposed below the cell channel layer; and a dummy epitaxial layer disposed below the dummy channel layer, wherein the dummyepitaxial layer has a shape that is different from a shape of the cell epitaxial layer. 提供了种垂直型存储器装置及其制造方法,所述装置包括:衬底,具有单元阵列区域和连接区域;栅电极层,堆叠在衬底的单元阵列区域和连接区域上,栅电极层在连接区域中形成阶梯结构;单元通道层,在单元阵列区域中,单元通道层穿过所述多个栅电极层;虚设通道层,在连接区域中,虚设通道层穿过所述多
Author JONG WON KIM
HYUN GOO JUN
Author_xml – fullname: HYUN GOO JUN
– fullname: JONG WON KIM
BookMark eNrjYmDJy89L5WSwCUstKslMTszRLaksSFXITc3NL6pUSEkty0xOVUjMS1HITcwrTUtMLiktysxLB8qXZOSnKJRkpBal5qfxMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DA0tjA0sDS3NHY2LUAAAfBTH0
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 垂直型存储器装置及其制造方法
ExternalDocumentID CN109309097A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN109309097A3
IEDL.DBID EVB
IngestDate Fri Aug 23 07:01:59 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN109309097A3
Notes Application Number: CN201810785583
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190205&DB=EPODOC&CC=CN&NR=109309097A
ParticipantIDs epo_espacenet_CN109309097A
PublicationCentury 2000
PublicationDate 20190205
PublicationDateYYYYMMDD 2019-02-05
PublicationDate_xml – month: 02
  year: 2019
  text: 20190205
  day: 05
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 3.311047
Snippet The present invention provides a vertical-type memory device and a manufacturing method thereof, the device including a substrate having a cell array region...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRICITY
Title Vertical-type memory device and manufacturing method thereof
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190205&DB=EPODOC&locale=&CC=CN&NR=109309097A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6LzgwjSt2C3Nq0Fi7i0ZQjrhsyxt5G2ERXXDtch-tebi53zRd9CAkc-uPxyl7vfAVxgZVFXOoxiaRdqK4ykQsEcFZ5tWU5mmYmmFOrFTvfBvhuzcQ1elrkwmif0XZMjKo1Klb6X-r6erZxYgY6tnF8mz6qruImGfmBU1rFCt7bJjKDjh4N-0OcG5z6PjfjeR9Yk0zM993YN1vEZjTz74aiDWSmz35AS7cDGQEnLy12ofT41YIsvK681YLNXfXirZqV78z24HukQaPFK0W1Kphgi-0EyiapORJ6RqcgXmKegEw_Jd2logu87WTzuw3kUDnmXqmlMftY84fFqxtYB1PMil4dA1LnbqSdbKctcZWqkV1YmPUekViJakiXtI2j-Laf53-AxbOP-6YBkdgL18m0hTxXelsmZ3qgv7mOElA
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkXnVwTpW7FbvyxYxKUbU9duSB17K2kbUXHtcB2if72X2Dlf9C0kcFwuXH65y30AnInOoja3TFW0dlENxEiVIcypzDF03Up1LZYlhfzA6j0Yt2NzXIGXRS6MrBP6LosjokYlqO-FvK-nSyeWJ2MrZ-fxM07lV93Q9ZTSOkZ0a2mm4rXdznDgDahCqUsDJbh3RdUkzdEc-3oFVm00CaWpNGqLrJTpb0jpbsLaEKllxRZUPp_qUKOLzmt1WPfLD28clro324bLkQyBZq-qcJuSiQiR_SApF6pOWJaSCcvmIk9BJh6S79bQRLzveP64A6fdTkh7KrIR_ew5osGSY30Xqlme8T0geO5G4vBmYqY2mhrJhZ5yx2KJHrMmN-PWPjT-ptP4b_EEar3Q70f9m-DuADaELGVwsnkI1eJtzo8Qe4v4WArtC0Z0h34
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Vertical-type+memory+device+and+manufacturing+method+thereof&rft.inventor=HYUN+GOO+JUN&rft.inventor=JONG+WON+KIM&rft.date=2019-02-05&rft.externalDBID=A&rft.externalDocID=CN109309097A