Varistor for realizing short circuit optimization by polymerization

The present invention relates to a varistor (1) that short circuit optimization is realized by polymerization. The varistor includes the voltage-sensitive ceramic piece (K) with two extending planes on two sides and a first connection sheet (L1) , and the extending plane on one side of the voltage-s...

Full description

Saved in:
Bibliographic Details
Main Authors SCHMUTZ JAN-ERIK, HEGERFELD JAN
Format Patent
LanguageChinese
English
Published 01.01.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The present invention relates to a varistor (1) that short circuit optimization is realized by polymerization. The varistor includes the voltage-sensitive ceramic piece (K) with two extending planes on two sides and a first connection sheet (L1) , and the extending plane on one side of the voltage-sensitive ceramic piece side (K) and first connection sheet (L1) is electrically connected; wherein,first connection sheet (L1) is positioned to parallel with the extension plane and extends to the edge of the voltage-sensitive ceramic piece, the first connection sheet surface (L1) is at least provided with the first contactless region (A1), the first contactless region (A1) is not electrically connected directly with the voltage-sensitive ceramic piece (K); known polymerization short circuit optimization point is formed by the periphery of the described first contactless region (A1) or by the described first voltage-sensitive ceramic piece part containing lid of the contactless region (A1). 本发明涉及种通过聚合实现短路优化的压敏电阻(1)
Bibliography:Application Number: CN201810647858