Random number generation device and method
The invention relates to a random number generation device and method. The device comprises an adjustable delay module, a memory module, a synchronous logic module and a delay control logic module, wherein the adjustable delay module is used for delaying a first clock signal, generating n second clo...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
13.01.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | The invention relates to a random number generation device and method. The device comprises an adjustable delay module, a memory module, a synchronous logic module and a delay control logic module, wherein the adjustable delay module is used for delaying a first clock signal, generating n second clock signals and adjusting the delay of the n second clock signals under the control of a control signal; the memory module comprises n levels of memory units, wherein the n levels of memory units comprise a first-level memory unit, a middle-level memory unit and an nth-level memory unit; the synchronous logic module is used for synchronizing the output of the n levels of memory units; and the delay control logic module is used for generating a control signal according to the stable output of the n levels of memory units and generating and outputting a true random number. The device and the method are used for improving the metastable state generation possibility of the output of a trigger, generates the true random number according to the metastable state of the output end of the trigger, do not adopt a dedicate clock to generate an asynchronous input signal, and lower the complexity of chips. |
---|---|
Bibliography: | Application Number: CN20151689294 |