Anti-fuse device

An electrically programmable gate oxide anti-fuse device includes an anti-fuse aperture having anti-fuse links that include metallic and/or semiconductor electrodes with a dielectric layer in between. The dielectric layer may be an interlayer dielectric (ILD), an intermetal dielectric (IMD) or an et...

Full description

Saved in:
Bibliographic Details
Main Authors YEAP CHOH FEI, PARK YONG, ZHU JOHN J, WANG ZHONGZE
Format Patent
LanguageEnglish
Published 13.05.2015
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An electrically programmable gate oxide anti-fuse device includes an anti-fuse aperture having anti-fuse links that include metallic and/or semiconductor electrodes with a dielectric layer in between. The dielectric layer may be an interlayer dielectric (ILD), an intermetal dielectric (IMD) or an etch stop layer. The anti-fuse device may includes a semiconductor substrate having a conductive gate (e.g., a high K metal gate) disposed on a surface of the substrate, and a dielectric layer disposed on the conductive gate. A stacked contact can be disposed on the dielectric layer and a gate contact is disposed on an exposed portion of the gate.
Bibliography:Application Number: CN201380047302