DIGITAL CLOCK MULTIPLIER AND DIVIDER WITH SYNCHRONIZATION

• Main Author: LOGUE, JOHN D
• Format: Patent
• Language: English; French
• Published: 07.03.2002
• Edition: 7
• Subjects: AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES; BASIC ELECTRONIC CIRCUITRY; CALCULATING; COMPUTING; COUNTING; ELECTRIC DIGITAL DATA PROCESSING; ELECTRICITY; PHYSICS; PULSE TECHNIQUE

A digital variable clocking circuit is provided. The variable clocking circu it is configured to receive an input clock signal and to generate an output clo ck signal having an output clock frequency equal to the frequency of the input clock signal multiplied by a multiplier M and divided by a divisor D. In one embodiment of the present invention, the average frequency of the output clo ck signal during a concurrence period is equal to the selected frequency becaus e the active edge of the output clock signal is triggered by the rising edge o f the reference clock signal during a concurrence. Furthermore, the waveform o f the output clock signal is shaped to approximate the waveform of an ideal output clock signal by selectively inserting delays distributed throughout t he concurrence period using a Modulo-M delta sigma circuit. The modulo-M delta sigma circuit, which receives modulo value M, a pulse value P, and a clock signal, generates an output signal that includes P pulses spread across M clock periods.