Techniques for parallel execution
A processor, comprising: one or more circuits to cause graphics processing unit (GPU) code to be speculatively performed based, at least in part, on whether two or more central processing unit (CPU) code branch conditions are dependent on one another.
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
06.06.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A processor, comprising: one or more circuits to cause graphics processing unit (GPU) code to be speculatively performed based, at least in part, on whether two or more central processing unit (CPU) code branch conditions are dependent on one another. |
---|---|
Bibliography: | Application Number: AU20240203233 |