VERFAHREN ZUR HERSTELLUNG EINES FELDEFFEKTTRANSISTORS UND BESTIMMUNG DER LDD- WEITE (SCHWACHDOTIERTES DRAIN)

• Main Authors: HADJIZADEH-AMINI, ZAHRA, LIU, YOW-JUANG (BILL)
• Format: Patent
• Language: German
• Published: 15.01.1999
• Edition: 6
• Subjects: BASIC ELECTRIC ELEMENTS; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR; ELECTRICITY; SEMICONDUCTOR DEVICES

A process for fabricating field effect transistors with lightly doped drain (LDD) regions having a selected width includes a method of optically detecting the width of spacers used to mask the LDD regions during the source and drain implant and a method of electrically determining (confirming) the width of the LDD regions. In the optical method, reference structures are formed concurrently with the fabrication of the gates for FETs, a spacer material is formed on the substrate, the gates and the reference structures, the spacer material is etched away and the width of the spacers is optically detected by aligning the edges of spacers extending from two reference structures separated by a known distance. In the electrical method, the width is determined by defining a test area with known dimension, forming both N<+> and N<-> regions in the test area, measuring the resistance across the test area, calculating the resistance of the N<+> and N<-> regions, and calculating the width of the N<->region from the resistance of the N<-> region.