Real-time acceleration design of Canny algorithm based on Vivado HLS

On the shortcomings of Canny edge detection algorithm in the real-time image processing time-consuming and large amount of data for computation, the hardware acceleration method of Canny edge detection algorithm using Vivado HLS is proposed. The method, implemented hardware acceleration, generates t...

Full description

Saved in:
Bibliographic Details
Published inDiànzǐ jìshù yīngyòng Vol. 44; no. 9; pp. 59 - 62
Main Authors Tan Jiancheng, Wu Dingxiang, Li Mingxin, Tang Lijun
Format Journal Article
LanguageChinese
Published National Computer System Engineering Research Institute of China 01.09.2018
Subjects
edge detection; hardware acceleration
image processing
Vivado HLS
Online AccessGet full text

Cover

More Information
Summary:On the shortcomings of Canny edge detection algorithm in the real-time image processing time-consuming and large amount of data for computation, the hardware acceleration method of Canny edge detection algorithm using Vivado HLS is proposed. The method, implemented hardware acceleration, generates the RTL level hardware circuit corresponding to the algorithm of the FPGA logic resources. The results show that the method can quickly detect the edge of the image and effectively reduce the difficulty of FPGA design image algorithm, which can be applied to the real-time video image processing.
ISSN:0258-7998
DOI:10.16157/j.issn.0258-7998.180429