Design Space Exploration of Media Processors: A Generic VLIW Architecture and a Parameterized Scheduler

This paper presents a new environment for exploring and optimizing VLIW architectures for multimedia applications. The environment consists of a generic VLIW architecture, in which virtually all characteristics can be changed, and an assembler with the corresponding parameterized scheduler based on...

Full description

Saved in:
Bibliographic Details
Published inArchitecture of Computing Systems - ARCS 2007 pp. 254 - 267
Main Authors Payá-Vayá, Guillermo, Martín-Langerwerf, Javier, Taptimthong, Piriya, Pirsch, Peter
Format Book Chapter
LanguageEnglish
Published Berlin, Heidelberg Springer Berlin Heidelberg
SeriesLecture Notes in Computer Science
Subjects
Design Space Exploration
Functional Unit
List Schedul
List Schedule
Register File
Online AccessGet full text

Cover

More Information
Summary:This paper presents a new environment for exploring and optimizing VLIW architectures for multimedia applications. The environment consists of a generic VLIW architecture, in which virtually all characteristics can be changed, and an assembler with the corresponding parameterized scheduler based on an enhanced version of the list scheduling algorithm. A novel partitioned register file architecture is proposed and analyzed with this environment. This is performed using a highly time consuming task of the H.264 video decoder application. Performance improvements of up to 67% can be achieved when running this application on different architecture configurations.
ISBN:3540712674
9783540712671
ISSN:0302-9743
1611-3349
DOI:10.1007/978-3-540-71270-1_19