Fast timing simulation of transient faults in digital circuits

• Published in: IEEE transactions on computer-aided design of integrated circuits and systems pp. 719 - 722
• Main Authors: Dharchoudhury, A, Kang, S M, Cha, H, Patel, J H
• Format: Journal Article
• Language: English
• Published: 01.01.1994
• ISSN: 0278-0070

Transient fault simulation is an important verification activity for circuits used in critical applications since such faults account for over 80% of all system failures. This paper presents a timing level transient fault simulator that bridges the gap between electrical and gate-level transient fault simulators. A generic MOS circuit primitive and analytical solutions of node differential equations are used to perform transistor level simulation with accurate MOSFET models. The transient fault is modeled by a piecewise quadratic injected current waveform; this retains the electrical nature of the transient fault and provides SPICE-like accuracy. Detailed comparisons with SPICE3 show the accuracy of this technique and speedups of two orders of magnitude are observed for circuits containing up to 2000 transistors. Latched error distributions of the benchmark circuits are also provided.