A zero-IF single-chip transceiver for up to 22Mb/s QPSK 802.11b wireless LAN

A zero-intermediate single-chip transceiver was proposed for upto 22Mb /s quadrature phase shift keying 802.11b wireless local area networks (LAN). The proposed architecture consists of three external filters, two cascaded power amplifiers, external voltage controlled oscillators (VCO) and synthesiz...

Full description

Saved in:
Bibliographic Details
Published inDigest of technical papers - IEEE International Solid-State Circuits Conference
Main Authors Stroet, P M, Mohindra, R, Hahn, S, Schuur, A, Riou, E
Format Journal Article
LanguageEnglish
Published 01.01.2001
Online AccessGet full text

Cover

More Information
Summary:A zero-intermediate single-chip transceiver was proposed for upto 22Mb /s quadrature phase shift keying 802.11b wireless local area networks (LAN). The proposed architecture consists of three external filters, two cascaded power amplifiers, external voltage controlled oscillators (VCO) and synthesizers. A differential low noise amplifier (LNA) is used to reduce LO-RF feed-through and switching noise from digital circuits. The measurement of the automatic signal settling for a sinusoidal input was shown. It was found that a fully-on-chip VCO with tuning range between 1.2 and 1.25GHz is doubled to generate the 2.45GHz LO signal.
Bibliography:SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
ISSN:0193-6530