Design and Analysis of a Fault Tolerant Microprocessor Based on Triple Modular Redundancy Using VHDL

There are numerous real time & operation critical systems in which the failure of the system is unacceptable at any stage of processing. The examples of such systems are like ATM machines, satellites, spacecraft etc. In this paper a fault tolerant microprocessor is developed by using checker uni...

Full description

Saved in:
Bibliographic Details
Published inInternational journal of advances in engineering and technology Vol. 1; no. 1; p. 21
Main Authors Shinghal, Deepti, Chandra, Dinesh
Format Journal Article
LanguageEnglish
Published Bareilly I A E T Publishing Company 01.03.2011
Subjects
Checkers
Fault tolerance
Fault tolerant
Faults
Microprocessors
Modular
Redundancy
VHDL
Online AccessGet full text

Cover

More Information
Summary:There are numerous real time & operation critical systems in which the failure of the system is unacceptable at any stage of processing. The examples of such systems are like ATM machines, satellites, spacecraft etc. In this paper a fault tolerant microprocessor is developed by using checker units with a fault secure ALU and to develop a fault secure ALU the parity prediction logic and two rail checker method was used. Finally triple modular redundancy is applied to develop a fault tolerant processor. Proposed method was validated using the VHDL test environment and the results showed that the reliability of the system increased with a little area overhead.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:2231-1963
2231-1963