Parallelism Improvements of Software Pipelining by Combining Spilling with Rematerialization

• Published in: Knowledge-Based Intelligent Information and Engineering Systems pp. 820 - 826
• Main Authors: Ishii, Naohiro, Ogi, Hiroaki, Mochizuki, Tsubasa, Iwata, Kazunori
• Format: Book Chapter Conference Proceeding
• Language: English
• Published: Berlin, Heidelberg Springer Berlin Heidelberg 2005; Springer
• Series: Lecture Notes in Computer Science
• Subjects: Applied sciences; Artificial intelligence; Computer science; control theory; systems; Exact sciences and technology; Compiler; Very long instruction word; Instruction level parallelism; Parallel machines; Parallel processing; Bench mark; Scheduling; Artificial intelligence; Optimization
• ISBN: 3540288945; 9783540288947
• ISSN: 0302-9743; 1611-3349
• DOI: 10.1007/11552413_117

On the instruction level parallelism architecture developed as EPIC, VLIW structure machine et al., the perforemance is affected by the compiler techniques. The integrated and convergent optimization techniques have been studied for their developments of the parallelism. In this paper, we develop a software pipelining technique for the improvement of the parallel processing in these machine structures. The software pipelining is a loop scheduling technique by overlapping the execution of several consecutive instructions of the program. Then, much registers are needed for the realization of the software pipelining. Here, spilling code and the rematerialization are implemented in the pipelining scheduling. Experimental results of the proposed method are compared with the conventional methos. The results show the improvements of the speedup of the parallel prosecssing in the bench marks.