A 0.13- mu m implementation of 5 Gb/s and 3-mW folded parallel architecture for AES algorithm

A new architecture for encrypting and decrypting the confidential data using Advanced Encryption Standard algorithm is presented in this article. This structure combines the folded structure with parallel architecture to increase the throughput. The whole architecture achieved high throughput with l...

Full description

Saved in:
Bibliographic Details
Published inInternational journal of electronics Vol. 101; no. 2; pp. 182 - 193
Main Authors Rahimunnisa, K, Karthigaikumar, P, Kirubavathy, J, Jayakumar, J, Kumar, SSuresh
Format Journal Article
LanguageEnglish
Published 01.02.2014
Subjects
Algorithms
Online AccessGet full text

Cover

More Information
Summary:A new architecture for encrypting and decrypting the confidential data using Advanced Encryption Standard algorithm is presented in this article. This structure combines the folded structure with parallel architecture to increase the throughput. The whole architecture achieved high throughput with less power. The proposed architecture is implemented in 0.13- mu m Complementary metal-oxide-semiconductor (CMOS) technology. The proposed structure is compared with different existing structures, and from the result it is proved that the proposed structure gives higher throughput and less power compared to existing works.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0020-7217
1362-3060
DOI:10.1080/00207217.2013.775626