Resonant clock mega-mesh for the IBM z13

The IBM z13 super(TM) microprocessor utilizes a large resonant "mega-mesh" global clock distribution saving 50% of the final-stage clock mesh power and 8% of the total chip power in the desired frequency range of 4.5 to 5.5 GHz compared to a simulated, non-resonant base-line design. The me...

Full description

Saved in:
Bibliographic Details
Published in2015 Symposium on VLSI Circuits (VLSI Circuits) pp. C322 - C323
Main Authors Shan, David, Restle, Phillip, Malone, Doug, Groves, Rob, Lai, Eric, Koch, Michael, Hibbeler, Jason, Kim, Yong, Vezyrtzis, Christos, Feder, Jan, Hogenmiller, David, Bucelot, Thomas
Format Journal Article
LanguageEnglish
Published 31.08.2015
Subjects
Buffers
Circuits
Clocks
CMOS
Delay
Frequency ranges
Microprocessors
Robustness
Online AccessGet full text

Cover

More Information
Summary:The IBM z13 super(TM) microprocessor utilizes a large resonant "mega-mesh" global clock distribution saving 50% of the final-stage clock mesh power and 8% of the total chip power in the desired frequency range of 4.5 to 5.5 GHz compared to a simulated, non-resonant base-line design. The mega-mesh is driven by pulsed buffers. Measurement of the mega-mesh's robustness is enabled by skew gradients created by programmable delays. The design is implemented in IBM's high-performance 22nm high-k CMOS SOI technology with 17 metal layers [1].
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Conference-1
ObjectType-Feature-3
content type line 23
SourceType-Conference Papers & Proceedings-2
ISBN:9784863485020
4863485026
DOI:10.1109/VLSIC.2015.7231308