Logarithmic Conversion CMOS Image Sensor with FPN Cancellation and Integration Circuits

A new CMOS image sensor featuring logarithmic conversion is described. The sensor has 654 (H) × 494 (V) pixels, and the cell size is 8μm (H) ×8μm (V). We previously developed logarithmic conversion CMOS image sensors with either an FPN cancellation circuit or an integration circuit. This one has bot...

Full description

Saved in:
Bibliographic Details
Published inThe Journal of The Institute of Image Information and Television Engineers Vol. 57; no. 8; pp. 1013 - 1018
Main Authors Kakumoto, Tomokazu, Yano, So, Kusuda, Masayuki, Kamon, Koichi, Tanaka, Yoshihiro
Format Journal Article
LanguageJapanese
Published The Institute of Image Information and Television Engineers 2003
Subjects
CMOS
Online AccessGet full text

Cover

More Information
Summary:A new CMOS image sensor featuring logarithmic conversion is described. The sensor has 654 (H) × 494 (V) pixels, and the cell size is 8μm (H) ×8μm (V). We previously developed logarithmic conversion CMOS image sensors with either an FPN cancellation circuit or an integration circuit. This one has both. The sensor shows clear images without FPN and without flicker noise in brightness fluctuation. Furthermore, the afterimage level was reduced by a new pixel driving method.
ISSN:1342-6907
1881-6908
DOI:10.3169/itej.57.1013