ML-based Adaptive Wafer Sort to Preserve Diagnostic Information

As the complexity of integrated circuits advances, wafer sort faces the difficulty of balancing test time, test quality, and the preservation of diagnostic information. On the one hand, we need a high-quality wafer sort that detects defective chips at the early test stage. On the other hand, high-qu...

Full description

Saved in:
Bibliographic Details
Published inProceedings - IEEE VLSI Test Symposium pp. 1 - 7
Main Authors Liu, Yun-Sheng, Liu, Min-Hsin, Li, James Chien-Mo
Format Conference Proceeding
LanguageEnglish
Published IEEE 28.04.2025
Subjects
Adaptation models
adaptive tests
Complexity theory
Faces
Hands
Machine learning
Measurement
Predictive models
test time reduction
Testing
Very large scale integration
Online AccessGet full text

Cover

More Information
Summary:As the complexity of integrated circuits advances, wafer sort faces the difficulty of balancing test time, test quality, and the preservation of diagnostic information. On the one hand, we need a high-quality wafer sort that detects defective chips at the early test stage. On the other hand, high-quality wafer sort can be time-consuming. In addition, diagnostic information from defective dies-under-test (DUTs) is crucial to improve the yield. In response, we propose a machine learning (ML)-based adaptive wafer sort for DUT testing. By skipping some test suites, the adaptive method can save test time while retaining high quality and preserving diagnostic information. Given the competitive trade-off between test time and test quality, the adaptive wafer sort improves bin swap and failure information loss by 7.8× and 338× compared to the traditional test time reduction method applying a fixed set of test suites
ISSN:2375-1053
DOI:10.1109/VTS65138.2025.11022782