A 252 × 144 SPAD Pixel Flash Lidar with 1728 Dual-Clock 48.8 PS TDCs, Integrated Histogramming and 14.9-to-1 Compression in 180NM CMOS Technology
A 252 × 144 single-photon avalanche diode (SPAD) pixel FLASH LiDAR is implemented in 180nm CMOS with 28.5μm pixel pitch and 28% fill factor. The sensor includes a collision detection bus with dynamic reallocation of 48.8 ps dual-clock time-to-digital converters (TDCs). It can operate in time-correla...
Saved in:
| Published in | 2018 IEEE Symposium on VLSI Circuits pp. 69 - 70 |
|---|---|
| Main Authors | , , , , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
01.06.2018
|
| Subjects | |
| Online Access | Get full text |
| DOI | 10.1109/VLSIC.2018.8502386 |
Cover
| Abstract | A 252 × 144 single-photon avalanche diode (SPAD) pixel FLASH LiDAR is implemented in 180nm CMOS with 28.5μm pixel pitch and 28% fill factor. The sensor includes a collision detection bus with dynamic reallocation of 48.8 ps dual-clock time-to-digital converters (TDCs). It can operate in time-correlated single-photon counting (TCSPC), single-photon counting (SPC), peak-detection (PD) and partial-histogramming (PH) modes. The PD and PH modes are enabled by the first implementation of integrated histogramming for a full array via an SRAM based partial histogramming readout (PHR) scheme. This provides 16 5-bit bins for each pixel to enable a 14.9-to-l compression ratio. |
|---|---|
| AbstractList | A 252 × 144 single-photon avalanche diode (SPAD) pixel FLASH LiDAR is implemented in 180nm CMOS with 28.5μm pixel pitch and 28% fill factor. The sensor includes a collision detection bus with dynamic reallocation of 48.8 ps dual-clock time-to-digital converters (TDCs). It can operate in time-correlated single-photon counting (TCSPC), single-photon counting (SPC), peak-detection (PD) and partial-histogramming (PH) modes. The PD and PH modes are enabled by the first implementation of integrated histogramming for a full array via an SRAM based partial histogramming readout (PHR) scheme. This provides 16 5-bit bins for each pixel to enable a 14.9-to-l compression ratio. |
| Author | Lindner, Scott Chao Zhang Wolf, Martin Charbon, Edoardo Antolovic, Ivan Michel |
| Author_xml | – sequence: 1 givenname: Scott surname: Lindner fullname: Lindner, Scott organization: EPFL, Lausanne, Switzerland – sequence: 2 surname: Chao Zhang fullname: Chao Zhang organization: TUDelft, Delft, Netherlands – sequence: 3 givenname: Ivan Michel surname: Antolovic fullname: Antolovic, Ivan Michel organization: TUDelft, Delft, Netherlands – sequence: 4 givenname: Martin surname: Wolf fullname: Wolf, Martin organization: Univ. of Zurich, Zurich, Switzerland – sequence: 5 givenname: Edoardo surname: Charbon fullname: Charbon, Edoardo organization: EPFL, Lausanne, Switzerland |
| BookMark | eNotkE1OwzAYBY0EElB6Adh8ByDBf0nsZZVSWimllVqxrZzYaQ2JjeIg6DXYcCAuRiS6erOaJ801OnfeGYRuCY4JwfLhpdgs8phiImKRYMpEeobGMhMkGZBTwtNLNA7hFWNMU5EkNLlC3xOgCYXfHyCcw2Y9mcLafpkGZo0KByisVh182v4AJKMCph-qifLGV2_AhxdYb2A7zcM9LFxv9p3qjYa5Db0fuG2t24NyelDHMup9RCD37XtnQrDegXVABH5eQr5cDRpTHZxv_P54gy5q1QQzPu0IbWeP23weFaunRT4pIitxH2kqpeRCVboSVVWXTIuMScFZWmNNqlqmOC01q7hgSg5NaoYJNbzEiciykqRshO7-tdYYs3vvbKu64-4Ujv0BvI9ghg |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/VLSIC.2018.8502386 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9781538642146 153864214X |
| EndPage | 70 |
| ExternalDocumentID | 8502386 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IG 6IH 6IL 6IN AAJGR AAWTH ABLEC ABQGA ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK IEGSK IJVOP OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-i90t-d299948acdc8ccfb3d87398436f0d1cf9606bd3c483a9201f3012e4b05877b163 |
| IEDL.DBID | RIE |
| IngestDate | Wed Aug 27 02:54:15 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i90t-d299948acdc8ccfb3d87398436f0d1cf9606bd3c483a9201f3012e4b05877b163 |
| PageCount | 2 |
| ParticipantIDs | ieee_primary_8502386 |
| PublicationCentury | 2000 |
| PublicationDate | 2018-June |
| PublicationDateYYYYMMDD | 2018-06-01 |
| PublicationDate_xml | – month: 06 year: 2018 text: 2018-June |
| PublicationDecade | 2010 |
| PublicationTitle | 2018 IEEE Symposium on VLSI Circuits |
| PublicationTitleAbbrev | VLSIC |
| PublicationYear | 2018 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0002685525 |
| Score | 1.8081827 |
| Snippet | A 252 × 144 single-photon avalanche diode (SPAD) pixel FLASH LiDAR is implemented in 180nm CMOS with 28.5μm pixel pitch and 28% fill factor. The sensor... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 69 |
| SubjectTerms | Clocks CMOS CMOS technology Histogramming Histograms Laser radar Latches LiDAR Random access memory Robot sensing systems SPAD TCSPC |
| Title | A 252 × 144 SPAD Pixel Flash Lidar with 1728 Dual-Clock 48.8 PS TDCs, Integrated Histogramming and 14.9-to-1 Compression in 180NM CMOS Technology |
| URI | https://ieeexplore.ieee.org/document/8502386 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEF7UkycVK76Zg0c3pkk22RxLammlrYVW6U32FQxqKjUF8Wd48Qf5x5xN2ojiwVsIZB-TZb6Z2W9mCDlDI1wK7gkaCYYOStNIKhGlaRpJxFfBmCnbAQ2GYfcmuJqy6Ro5r3NhjDEl-cw49rG8y9cztbChsgvOLMKE62Qdj1mVq1XHU7yQM-axVV6MG1_c9se9xJK3uLP88EcHlRJAOltksJq64o08OItCOurtV1XG_65tmzS-U_VgVIPQDlkz-S55b4HHPPj8AHRkYDxqtWGUvZpH6KCtfA_9TIs52Ags2L5R0F6IR5ogqj1AgLuA0Rgm7eTlHHqrWhIaynIilsn1hNOAyDUO7cS0mNEmWJ1S0WlzyHJocnc4gGRwjcPUgfsGmXQuJ0mXLpsv0Cx2C6oRpuKAC6UVVyqVvuaRH_PAD1NXN1VqHR-pfRVwX8Qo4xQVhWcC6TIeRRKNvD2ykc9ys0_AkheV9nzjcYlQqGzBq8h1Nap8jg5UekB2rTjvnqvyGndLSR7-_fqIbNpfWrG1jslGMV-YE7QLCnlaHogvKo2zEQ |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NT4NAEN1oPehJjRq_nYNHFymwZTk21KbVUpu0Gm_NfhGbKjVKE-PP8OIP8o85C22NxoM3QsIuDGTezPDmDSGnGIRLwT1BQ8EwQakaSSWiNE1DifgqGDPFOKCkW2vdBJd37G6JnC16YYwxBfnMOPaw-JevJ2pqS2XnnFmEqS2TFcT9gJXdWouKilfjjHls3hnjRue3nX47tvQt7swu_TFDpYCQ5jpJ5puXzJGxM82lo95-6TL-9-42yPZ3sx70FjC0SZZMtkXe6-AxDz4_AFMZ6PfqDeiNXs0DNDFavofOSItnsDVYsJOjoDEVDzRGXBtDgE8BvT4MGvHLGbTnahIaCkERy-V6xG1AZBqXdiKaT2gVrFcpCbUZjDKocrebQJxc4zKL0v02GTQvBnGLzsYv0FHk5lQjUEUBF0orrlQqfc1DP-KBX0tdXVWpTX2k9lXAfRGhjVN0FZ4JpMt4GEoM83ZIJZtkZpeApS8q7fnG4xLBUFnJq9B1NTp9jilUuke2rDmHT6XAxnBmyf2_T5-Q1dYg6Qw77e7VAVmzr7fkbh2SSv48NUcYJeTyuPg4vgC9eLZe |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2018+IEEE+Symposium+on+VLSI+Circuits&rft.atitle=A+252+%C3%97+144+SPAD+Pixel+Flash+Lidar+with+1728+Dual-Clock+48.8+PS+TDCs%2C+Integrated+Histogramming+and+14.9-to-1+Compression+in+180NM+CMOS+Technology&rft.au=Lindner%2C+Scott&rft.au=Chao+Zhang&rft.au=Antolovic%2C+Ivan+Michel&rft.au=Wolf%2C+Martin&rft.date=2018-06-01&rft.pub=IEEE&rft.spage=69&rft.epage=70&rft_id=info:doi/10.1109%2FVLSIC.2018.8502386&rft.externalDocID=8502386 |