Design & implementation of floating point ALU on a FPGA processor

In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA "Cyclone II" and implementation is done after functional and timing simulation. The simulation tool used is ModelSim. The tool for synthesi...

Full description

Saved in:
Bibliographic Details
Published in2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET) pp. 772 - 776
Main Authors Prashanth, B. U. V., Kumar, P. A., Sreenivasulu, G.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.03.2012
Subjects
Adder
Agricultural machinery
divider
Field programmable gate arrays
Floating point ALU
multiplier
subs tractor
Online AccessGet full text

Cover

More Information
Summary:In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA "Cyclone II" and implementation is done after functional and timing simulation. The simulation tool used is ModelSim. The tool for synthesis and implementation is Quartus II. The experimental results shows the functional and timing analysis for all the DSP modules carried out using high performance synthesis software from Altera.
ISBN:9781467302111
1467302112
DOI:10.1109/ICCEET.2012.6203790