A CMOS flash TDC with 0.84 - 1.3 ps resolution using standard cells
This paper proposes a new flash time-to-digital converter (TDC) design, which incorporates deterministic, variable delay into the decision elements. These are implemented with cross-coupled NAND standard cells of variable transistor widths. Both experiment and simulation are used to validate this ne...
Saved in:
Published in | 2012 IEEE Radio Frequency Integrated Circuits Symposium pp. 527 - 530 |
---|---|
Main Authors | , , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
01.06.2012
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!