High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs
Static leakage power consumption is critical in modern FPGAs for many applications. Dynamic Power-Gating (DPG), in which parts of the FPGA in-use logic blocks are powered-down at run-time, is a promising technique to reduce the static power. Adoption of such emerging DPG enabled FPGA architectures r...
Saved in:
Published in | 2014 24th International Conference on Field Programmable Logic and Applications (FPL) pp. 1 - 4 |
---|---|
Main Authors | , , , , |
Format | Conference Proceeding |
Language | English |
Published |
Technical University of Munich (TUM)
01.09.2014
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Static leakage power consumption is critical in modern FPGAs for many applications. Dynamic Power-Gating (DPG), in which parts of the FPGA in-use logic blocks are powered-down at run-time, is a promising technique to reduce the static power. Adoption of such emerging DPG enabled FPGA architectures remains challenging as the current tool-chains to program the FPGA does not support this type of power-gating. Moreover, manually identifying profitable power-gating opportunities in an application requires significant design expertise and is time consuming. In this paper, we propose a high-level synthesis-based design framework that exploits the dynamic power-gating feature of the FPGAs to minimize the static power dissipation. We use this framework on a set of CHStone benchmark suite and demonstrate that power-gating opportunities for hardware accelerators can be identified in an automatic way. Results show that up to 96% reduction in static energy is achieved for individual accelerators using dynamic power-gating technique. |
---|---|
AbstractList | Static leakage power consumption is critical in modern FPGAs for many applications. Dynamic Power-Gating (DPG), in which parts of the FPGA in-use logic blocks are powered-down at run-time, is a promising technique to reduce the static power. Adoption of such emerging DPG enabled FPGA architectures remains challenging as the current tool-chains to program the FPGA does not support this type of power-gating. Moreover, manually identifying profitable power-gating opportunities in an application requires significant design expertise and is time consuming. In this paper, we propose a high-level synthesis-based design framework that exploits the dynamic power-gating feature of the FPGAs to minimize the static power dissipation. We use this framework on a set of CHStone benchmark suite and demonstrate that power-gating opportunities for hardware accelerators can be identified in an automatic way. Results show that up to 96% reduction in static energy is achieved for individual accelerators using dynamic power-gating technique. |
Author | Bsoul, Assem A. M. Hallschmid, Peter Klukas, Richard Ahmed, Rehan Wilton, Steven J. E. |
Author_xml | – sequence: 1 givenname: Rehan surname: Ahmed fullname: Ahmed, Rehan email: rehan.ahmed@ubc.ca organization: Univ. of British Columbia, Vancouver, BC, Canada – sequence: 2 givenname: Assem A. M. surname: Bsoul fullname: Bsoul, Assem A. M. email: absoul@ece.ubc.ca organization: Univ. of British Columbia, Vancouver, BC, Canada – sequence: 3 givenname: Steven J. E. surname: Wilton fullname: Wilton, Steven J. E. email: stevew@ece.ubc.ca organization: Univ. of British Columbia, Vancouver, BC, Canada – sequence: 4 givenname: Peter surname: Hallschmid fullname: Hallschmid, Peter email: peter.hallschmid@blackcomb-da.com organization: Blackcomb Design Autom., BC, Canada – sequence: 5 givenname: Richard surname: Klukas fullname: Klukas, Richard email: richard.klukas@ubc.ca organization: Univ. of British Columbia, Vancouver, BC, Canada |
BookMark | eNo9kM1OwkAURkeDiYDsTdz0BQbnzk87d0lQwNjELli4I9Ppbakprek0mr49JBJX31mcnMU3Y5O2a4mxRxBLAIHPmyxdSgF6GaNMtFI3bKaEEFrH2sAtmwLqmIO2dvLPyec9W4TwddGE0Yk18ZS97-rqyBv6oSYKYzscKdSB5y5QERUXrtroRMOxK7qmq8ao7ProZWzdqfZR1v1Sz7duuKibbLsKD-yudE2gxXXnbL953a93PP3Yvq1XKa9RDNyZXCACFIX3gCSN0TKJEb0ziLEyPicLqlSF1jKHUqID8lKBTbxNUFk1Z09_2ZqIDt99fXL9eLjeoM74UE-q |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/FPL.2014.6927433 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EISBN | 3000446451 9783000446450 |
EISSN | 1946-1488 |
EndPage | 4 |
ExternalDocumentID | 6927433 |
Genre | orig-research |
GroupedDBID | 6IE 6IF 6IL 6IN ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK OCL RIE RIL |
ID | FETCH-LOGICAL-i90t-a5b09911ddcc19e255427699ca599635cbe813f3d442b1f29a1ec23187c879383 |
IEDL.DBID | RIE |
ISSN | 1946-147X |
IngestDate | Wed Jun 26 19:23:57 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i90t-a5b09911ddcc19e255427699ca599635cbe813f3d442b1f29a1ec23187c879383 |
PageCount | 4 |
ParticipantIDs | ieee_primary_6927433 |
PublicationCentury | 2000 |
PublicationDate | 2014-Sept. |
PublicationDateYYYYMMDD | 2014-09-01 |
PublicationDate_xml | – month: 09 year: 2014 text: 2014-Sept. |
PublicationDecade | 2010 |
PublicationTitle | 2014 24th International Conference on Field Programmable Logic and Applications (FPL) |
PublicationTitleAbbrev | FPL |
PublicationYear | 2014 |
Publisher | Technical University of Munich (TUM) |
Publisher_xml | – name: Technical University of Munich (TUM) |
SSID | ssj0000547856 |
Score | 1.604082 |
Snippet | Static leakage power consumption is critical in modern FPGAs for many applications. Dynamic Power-Gating (DPG), in which parts of the FPGA in-use logic blocks... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 1 |
SubjectTerms | Acceleration Benchmark testing Computer architecture Design automation Fabrics Field programmable gate arrays FPGA Hardware High-level Synthesis Run-time/Dynamic Power Gating Static Leakage Power |
Title | High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs |
URI | https://ieeexplore.ieee.org/document/6927433 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwGA3bTp5UNvE3OXg0XdKmaXIUtQ510sOE3UZ-FYbSiW0P-tebpNtE8eAhUHIoISG893153_cAuODWSBNnBlFeYkSJZEgJaZEDe2FSahSTPg85fWKTZ3o_T-c9cLmthbHWBvGZjfxneMs3K936VNmYCRdDJUkf9DmOu1qtbT4F-8ZUwazVheUMEZrNN6-SWIzz4tHLuGi0_sUPL5UAJfkumG4W0SlIXqK2UZH-_NWf8b-r3AOj76I9WGzhaB_0bDUED17HgV69MgjWH5Vje_WyRh66DDRBvAE7D-mQXYeOwcKbzqMeFt4_DfnsmoF5cXdVj8Asv51dT9DaPwEtBW6QTJWjf4QYozUR1sUONM6YEFr6lixJqpXlJCkTQ2msSBkLSax2dI9nmrtby5MDMKhWlT0E0BEBkhpdYo011Zl1pAUrRt1g1DqScASGfh8Wb12HjMV6C47_nj4BO_4sOqXWKRg07609c9DeqPNwpl_Jx6Fr |
link.rule.ids | 310,311,786,790,795,796,802,23958,23959,25170,27958,55109 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELVKGWAC1CK-8cCIUztxnHhEQCj0QxmK1K2KPyJVoBSRdIBfzzlpi0AMDJYiD5Fly3rvzu_uIXQVW5MZPzKExzklnGWCKJlZAmAvTciNEpnLQ47Gov_Mn6bhtIWuN7Uw1tpafGY991m_5ZuFXrpUWU9IiKGCYAttA85T2VRrbTIq1LWmqu1aITAXhPFoun6XpLKXpEMn5OLe6ic_3FRqMEn20Gi9jEZD8uItK-Xpz18dGv-7zn3U_S7bw-kGkA5QyxYdNHBKDvLqtEG4_CiA75XzkjjwMtjU8g3cuEjX-XUMHBbfNS71OHUOasTl1wxO0oebsosmyf3ktk9WDgpkLmlFslABAWTMGK2ZtBA9cD8SUurMNWUJQq1szII8MJz7iuW-zJjVQPjiSMdwb-PgELWLRWGPEAYqwEKjc6qp5jqyQFuoEhyG4BZowjHquH2YvTU9MmarLTj5e_oS7fQno-Fs-DgenKJddy6NbusMtav3pT0HoK_URX2-X4O_pME |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=2014+24th+International+Conference+on+Field+Programmable+Logic+and+Applications+%28FPL%29&rft.atitle=High-level+synthesis-based+design+methodology+for+Dynamic+Power-Gated+FPGAs&rft.au=Ahmed%2C+Rehan&rft.au=Bsoul%2C+Assem+A.+M.&rft.au=Wilton%2C+Steven+J.+E.&rft.au=Hallschmid%2C+Peter&rft.date=2014-09-01&rft.pub=Technical+University+of+Munich+%28TUM%29&rft.issn=1946-147X&rft.eissn=1946-1488&rft.spage=1&rft.epage=4&rft_id=info:doi/10.1109%2FFPL.2014.6927433&rft.externalDocID=6927433 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1946-147X&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1946-147X&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1946-147X&client=summon |