A partition level floorplan method based on data flow analysis for physical design of digital IC

This paper presents a partition level floorplan method for physical design of digital integrated circuit, which based on data flow analysis. It uses Cadence company P&R tool innovus to make floorplan, and takes a X86 CPU's south bridge design for example to introduce how to use this method...

Full description

Saved in:
Bibliographic Details
Published in2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM) pp. 74 - 77
Main Authors Yinan Zhang, Xiaohong Peng
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.11.2017
Subjects
Bridges
Browsers
Clocks
data flow
floorplan
Physical design
Pins
Timing
timing closure
Online AccessGet full text

Cover

More Information
Summary:This paper presents a partition level floorplan method for physical design of digital integrated circuit, which based on data flow analysis. It uses Cadence company P&R tool innovus to make floorplan, and takes a X86 CPU's south bridge design for example to introduce how to use this method to guide floorplan in detail. This method is more effective to improve the quality of floorplan for advanced process technology and high speed IC design.
ISBN:9781538635056
1538635054
DOI:10.1109/ICAM.2017.8242141