GPU-based time parallel cache simulator

• Published in: 2010 IEEE Youth Conference on Information, Computing and Telecommunications pp. 407 - 410
• Main Authors: Junjie Ma, Han Wan, Xiaopeng Gao, Xiang Long
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01.11.2010
• Subjects: Adaptation model; cache simulation; Computational modeling; CUDA; GPU; Graphics processing unit; Instruction sets; Parallel algorithms; Solid modeling; time partitioning; trace-driven simulation
• ISBN: 1424488834; 9781424488834
• DOI: 10.1109/YCICT.2010.5713131

We present the design of time parallel trace-driven cache simulation for the purpose of evaluating different cache architectures. Due to the long simulation cycles, traditional sequential simulation methods are no longer practical. An obvious way to achieve fast parallel simulation is time parallel. It splits the whole trace into small slices which are assigned to parallel processors for concurrent simulation. In this paper, we introduce a novel time parallel multi-configuration simulation on single pass method. It exploits time partitioning as the main sources of parallelism and takes the full advantage of the computational capability offered by the Compute Unified Device Architecture (CUDA) on the GPU. Our experimental results demonstrate that the cache simulator based on GPU platform gains 1.91× performance improvement compared to traditional serial algorithm.