Optimum vertical design and evaluation techniques for high-current, high-voltage transistors

This paper discusses a quantitative design theory and new analysis techniques applicable to saturated switching power transistors. Methods for discriminating among various possible current-gain falloff mechanisms at high current densities are discussed in terms of easily measurable quantities allowi...

Full description

Saved in:
Bibliographic Details
Published in1973 IEEE Power Electronics Specialists Conference pp. 74 - 79
Main Authors Saltich, J .L., Volk, C.E., Clark, L.E.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.06.1973
Subjects
Current density
Doping
Equations
Power transistors
Switching circuits
Transistors
Online AccessGet full text

Cover

More Information
Summary:This paper discusses a quantitative design theory and new analysis techniques applicable to saturated switching power transistors. Methods for discriminating among various possible current-gain falloff mechanisms at high current densities are discussed in terms of easily measurable quantities allowing separation of the terminal currents in to physically meaningful components. The new analytical and experimental techniques presented allow rapidanalysis of any high current power transistor, allow characterization of various process sequences for their effects upon device performance, and allow optimal quantitative transistor design for a wide range of applications.
ISSN:0275-9306
2377-6617
DOI:10.1109/PESC.1973.7065172