Structure and metrology for an analog testability bus
This paper gives a proposal for an analog testability bus that could be used as the basis for a standard such as IEEE P1149.4. The proposed testability structure is imposed on the I/O pin cells of the analog and mixed technology ICs. It is a superset of the existing IEEE/ANSI 1149.1 testability stan...
Saved in:
Published in | Proceedings of IEEE International Test Conference - (ITC) pp. 309 - 317 |
---|---|
Main Authors | , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
1993
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | This paper gives a proposal for an analog testability bus that could be used as the basis for a standard such as IEEE P1149.4. The proposed testability structure is imposed on the I/O pin cells of the analog and mixed technology ICs. It is a superset of the existing IEEE/ANSI 1149.1 testability standard for digital ICs and is intended to cooperate with it. This allows for the testing of interconnect failures such as shorts and opens, the testing of discrete analog components and networks between ICs, and supports the testing of analog functions within the ICs themselves. This paper is a companion to the result of a cooperative effort between AT&T, Ford Motor, Hewlett-Packard, Motorola and the University of Colorado at Colorado Springs.< > |
---|---|
AbstractList | This paper gives a proposal for an analog testability bus that could be used as the basis for a standard such as IEEE P1149.4. The proposed testability structure is imposed on the I/O pin cells of the analog and mixed technology ICs. It is a superset of the existing IEEE/ANSI 1149.1 testability standard for digital ICs and is intended to cooperate with it. This allows for the testing of interconnect failures such as shorts and opens, the testing of discrete analog components and networks between ICs, and supports the testing of analog functions within the ICs themselves. This paper is a companion to the result of a cooperative effort between AT&T, Ford Motor, Hewlett-Packard, Motorola and the University of Colorado at Colorado Springs.< > |
Author | Oresjo, S. McDermid, J.E. Parker, K.P. |
Author_xml | – sequence: 1 givenname: K.P. surname: Parker fullname: Parker, K.P. organization: Hewlett-Packard Co., Loveland, CO, USA – sequence: 2 givenname: J.E. surname: McDermid fullname: McDermid, J.E. organization: Hewlett-Packard Co., Loveland, CO, USA – sequence: 3 givenname: S. surname: Oresjo fullname: Oresjo, S. organization: Hewlett-Packard Co., Loveland, CO, USA |
BookMark | eNotjz1rwzAYhAVtoU2avXTSH7D7ypL8SmMJ6QcEOsR7kGSpqDh2keTB_76G9Dg4nhsObkNux2n0hDwxqBkD_dIdTl3NtOa1QGhVc0M2gAo4ExzYPdnl_AOrhAQt5AORp5JmV-bkqRl7evElTcP0vdAwpbVZbVakxedibBxiWaid8yO5C2bIfvefW9K9Hbr9R3X8ev_cvx6rqLBUAZTRveLCcXQKtGnAOSlli-C8cNYy1-qgVC9Qo9HImWTIhQzGImLf8C15vs5G7_35N8WLScv5-ov_AXnxRI4 |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/TEST.1993.470682 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EndPage | 317 |
ExternalDocumentID | 470682 |
GroupedDBID | 6IE 6IK 6IL AAJGR ACGHX ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK OCL RIB RIC RIE RIL |
ID | FETCH-LOGICAL-i87t-f08a9d834c37c809a20cc555670ce4cbb1c69f88d4797a9731517345fab777d23 |
IEDL.DBID | RIE |
ISBN | 0780314301 9780780314306 |
IngestDate | Wed Jun 26 19:25:18 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i87t-f08a9d834c37c809a20cc555670ce4cbb1c69f88d4797a9731517345fab777d23 |
PageCount | 9 |
ParticipantIDs | ieee_primary_470682 |
PublicationCentury | 1900 |
PublicationDate | 19930000 |
PublicationDateYYYYMMDD | 1993-01-01 |
PublicationDate_xml | – year: 1993 text: 19930000 |
PublicationDecade | 1990 |
PublicationTitle | Proceedings of IEEE International Test Conference - (ITC) |
PublicationTitleAbbrev | TEST |
PublicationYear | 1993 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0000450945 |
Score | 1.278279 |
Snippet | This paper gives a proposal for an analog testability bus that could be used as the basis for a standard such as IEEE P1149.4. The proposed testability... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 309 |
SubjectTerms | Analog integrated circuits Circuit testing Digital integrated circuits Integrated circuit interconnections Manufacturing Metrology Pins Software standards Software testing Wires |
Title | Structure and metrology for an analog testability bus |
URI | https://ieeexplore.ieee.org/document/470682 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ09T8MwEIYt6AQLUIr4lgfWpE5ix86MWlUMCKlB6lbZFwchRIpoMpRf37NdyocYkDIkHqI4jnLvne-eI-TGsEzaGlz3MpFHPK1lVKjEsQg1rjbqfV572ud9PnnkdzMx23C2fS2MtdYnn9nYnfq9_GoBnQuVDblkucL_7a5iaSjV2oZTUJmgoyK8Y64ckh0_3A1f5_N6u0vJimE5mpauUC-Lwz1_9FbxpmV8EGq2l55I6DJKXuKuNTF8_OI1_vOpD8ngq4aPPmyt0xHZsU2f7H_DDx4TMfXw2O7dUt1U9NW6pPXF04qikMURPFxkh6IYbQPNe0VNtxyQcjwqbyfRpo1C9KxkG9VM6aJSGYdMgmKFThmAECKXDCwHYxLIi1qpistCatfJSiQy46LWRkpZpdkJ6TWLxp4SmgCgQCm0zRVwYfGFS_SuK4sSAXIJcEb6bvrztwDKmIeZn_85ekH2Qu6gi2Zckh5O2F6hfW_NtV_ZNY38n_g |
link.rule.ids | 310,311,786,790,795,796,802,4069,4070,27956,55107 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ09T8MwEIYtVAZgAUoR32RgTeo0ds6eEVWBUiE1SN2q5OIghEgRTYby6zk7pXyIASlD4iGK4yj33vnuOcYuMh6BKdB2L5OxL3oF-FqFlkWY0mqT3heFo32O4sGDuJnIyZKz7WphjDEu-cwE9tTt5eczrG2orCuAx4r-t-tk5jk0xVqrgAppE3JVpHPNlYWy06e7JOx8Xq_2KbnuJlfjxJbqRUFz1x_dVZxx6W83VdtzxyS0OSXPQV1lAb7_Ijb-87l3WOeris-7X9mnXbZmyjbb-gYg3GNy7PCx9Zvx0jL3XoxNW589LjySsjRCh43teCRHq4bnvfCyet5hSf8quRz4y0YK_pOCyi-4SnWuIoERoOI67XFEKWUMHI3ALAsx1oVSuQANqe1lJUOIhCzSDADyXrTPWuWsNAfMCxFJoujUxAqFNPTCgfzr3JBIwBgQD1nbTn_62qAyps3Mj_4cPWcbg-RuOB1ej26P2WaTSWhjGyesRZM3p2Ttq-zMrfIHMgijTA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+IEEE+International+Test+Conference+-+%28ITC%29&rft.atitle=Structure+and+metrology+for+an+analog+testability+bus&rft.au=Parker%2C+K.P.&rft.au=McDermid%2C+J.E.&rft.au=Oresjo%2C+S.&rft.date=1993-01-01&rft.pub=IEEE&rft.isbn=9780780314306&rft.spage=309&rft.epage=317&rft_id=info:doi/10.1109%2FTEST.1993.470682&rft.externalDocID=470682 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780314306/lc.gif&client=summon&freeimage=true |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780314306/mc.gif&client=summon&freeimage=true |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780314306/sc.gif&client=summon&freeimage=true |