A design flow for embedding the ARM processor in an ASIC

The worlds leading chip designers and manufacturers have recently introduced several 32-bit Reduced Instruction Set Computing (RISC) processors designed for embedded applications in hopes of capturing their share of the 32-bit RISC market. VLSI Technology, a recognized leaded in ASIC design and manu...

Full description

Saved in:
Bibliographic Details
Published inProceedings of Eighth International Application Specific Integrated Circuits Conference pp. 342 - 345
Main Authors Auer, D., Buer, M.
Format Conference Proceeding
LanguageEnglish
Published IEEE 1995
Subjects
Application specific integrated circuits
Circuit simulation
Communication system control
Manufacturing processes
Process design
Random access memory
Read-write memory
Reduced instruction set computing
Timing
Very large scale integration
Online AccessGet full text

Cover

More Information
Summary:The worlds leading chip designers and manufacturers have recently introduced several 32-bit Reduced Instruction Set Computing (RISC) processors designed for embedded applications in hopes of capturing their share of the 32-bit RISC market. VLSI Technology, a recognized leaded in ASIC design and manufacturing, offers a 32-bit RISC solution based on the ARM architecture. Embedding a microprocessor into an ASIC design presents some interesting challenges as well as offers some powerful capabilities, both of which are discussed in this paper.
ISBN:0780327071
9780780327078
ISSN:1063-0988
2164-1773
DOI:10.1109/ASIC.1995.580745