An Efficient Approximation Look Up Table Based Distributed Arithmetic (DA) VLSI Architecture for Finite Impulse Response
The proposed composite design uses Distributed Arithmetic (DA) in this work. The DA is a method of putting into practise the inner product of two vectors without using a multiplier. Distributed Arithmetic (DA)-based structures are extensively utilised in DSP applications for high-speed inner product...
Saved in:
Published in | 2022 2nd International Conference on Advance Computing and Innovative Technologies in Engineering (ICACITE) pp. 1849 - 1852 |
---|---|
Main Authors | , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
28.04.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The proposed composite design uses Distributed Arithmetic (DA) in this work. The DA is a method of putting into practise the inner product of two vectors without using a multiplier. Distributed Arithmetic (DA)-based structures are extensively utilised in DSP applications for high-speed inner product computation. A unique Approximation Look Up Table (ALUT)-based structure based on an effective truncation model has been proposed, and offers more computation compared to existing systems like MAC (Multiply and Accumulate), DA (Distributed Arithmetic), DAP (Digital Adaptive Filter), and WSAT (Wallace Shift Adder Tree). The proposed framework saves nearly 50% more bits than existing structures, while ADP (area-delay product) saves 61 % while producing outputs that are nearly identical to or slightly less efficient than existing structures. The proposed approach boosts system performance while also maximising FPGA utilization. The simulation was carried out using Verilog on a Xilinx ISE 14.7 platform. |
---|---|
AbstractList | The proposed composite design uses Distributed Arithmetic (DA) in this work. The DA is a method of putting into practise the inner product of two vectors without using a multiplier. Distributed Arithmetic (DA)-based structures are extensively utilised in DSP applications for high-speed inner product computation. A unique Approximation Look Up Table (ALUT)-based structure based on an effective truncation model has been proposed, and offers more computation compared to existing systems like MAC (Multiply and Accumulate), DA (Distributed Arithmetic), DAP (Digital Adaptive Filter), and WSAT (Wallace Shift Adder Tree). The proposed framework saves nearly 50% more bits than existing structures, while ADP (area-delay product) saves 61 % while producing outputs that are nearly identical to or slightly less efficient than existing structures. The proposed approach boosts system performance while also maximising FPGA utilization. The simulation was carried out using Verilog on a Xilinx ISE 14.7 platform. |
Author | Livinsa, Z. Mary Bhadavath, Kiran kumar |
Author_xml | – sequence: 1 givenname: Kiran kumar surname: Bhadavath fullname: Bhadavath, Kiran kumar organization: Sathyabama Institute of Science and Technology,Chennai – sequence: 2 givenname: Z. Mary surname: Livinsa fullname: Livinsa, Z. Mary organization: Sathyabama Institute of Science and Technology,Chennai |
BookMark | eNotUMtOwzAQNBIcoPQLuJgbHFr8iBP7GPqASJGQIHCt7HStWrR25LhS-XuM6GV3Z0Ya7cwNuvTBA0L3lMwpJeqpWdSLplsJXjE2ZyQPJRlXRF6gqaokLUtR8EoqdY1Otccra13vwCdcD0MMJ3fQyQWP2xC-8eeAO232gJ_1CFu8dGOKzhxTvuvo0u4AyfX4YVk_4q_2o8lkv3MJ-nSMgG2IeO18xrg5DMf9CPgdxiH4EW7RldWZmJ73BHXrVbd4nbVvL_n_duYKyWZGcQFWcQYUqFHVVpNe_cXirNhmkSlNpDDW6lJQUynoy8oUWmqqiBDM8Am6-7d1ALAZYs4WfzbnOvgvO8JbHg |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/ICACITE53722.2022.9823908 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEL IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEL url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EISBN | 9781665437899 1665437898 |
EndPage | 1852 |
ExternalDocumentID | 9823908 |
Genre | orig-research |
GroupedDBID | 6IE 6IL CBEJK RIE RIL |
ID | FETCH-LOGICAL-i482-b935ef932e1e1b97da0c93722324db9329a085bffa651b79ec67b4a8a190552b3 |
IEDL.DBID | RIE |
IngestDate | Thu Jun 29 18:36:49 EDT 2023 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i482-b935ef932e1e1b97da0c93722324db9329a085bffa651b79ec67b4a8a190552b3 |
PageCount | 4 |
ParticipantIDs | ieee_primary_9823908 |
PublicationCentury | 2000 |
PublicationDate | 2022-April-28 |
PublicationDateYYYYMMDD | 2022-04-28 |
PublicationDate_xml | – month: 04 year: 2022 text: 2022-April-28 day: 28 |
PublicationDecade | 2020 |
PublicationTitle | 2022 2nd International Conference on Advance Computing and Innovative Technologies in Engineering (ICACITE) |
PublicationTitleAbbrev | ICACITE |
PublicationYear | 2022 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
Score | 1.8372663 |
Snippet | The proposed composite design uses Distributed Arithmetic (DA) in this work. The DA is a method of putting into practise the inner product of two vectors... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 1849 |
SubjectTerms | Adaptive filters Adders Approximation look up table (ALUT) DAP (Digital Adaptive Filter) Distributed arithmetic (DA) Finite impulse response filters Hardware design languages System performance Table lookup Very large scale integration WSAT (Wallace shift adder tree) |
Title | An Efficient Approximation Look Up Table Based Distributed Arithmetic (DA) VLSI Architecture for Finite Impulse Response |
URI | https://ieeexplore.ieee.org/document/9823908 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1JS8NAFB7aHsSTSivujOBBwbTNJJPlGLvQSiuirfRWZsUgTUtJoPjrfZPEuuDBSxiykPCG8H0z733fQ-hKaaYl4a6lPFtZrnCYxdseswR1HSUlY1SbrYHxgzeYuvczOqug260WRimVF5-pphnmuXy5FJnZKmuFAYElelBF1aBNCq3WDrosbTNbw07Ugd-dOj4xCis4lPf_aJyS40Z_D40_31iUi7w1s5Q3xfsvM8b_ftI-anwp9PDjFnsOUEUldbSJEtzLLSHgGRwZt_BNXEgT8QjINJ6u8MRIpfAdYJfEXWOaa_pdwThax-nrwiga8XU3usEvo-chjr5lGTCwW9yPDUXFw8UqA0jFT0WBrWqgSb836QyssrOCFbvAqHnoUKWBuSlb2Tz0JWuL0IQN2JWEiyRkwMS41syjNvdDJTyfuyxgwB4oJdw5RLVkmagjhHUgfEIdIQUlriNZSKjWxgBHwjpIS_8Y1U3Q5qvCO2Nexuvk79OnaNdMnMnWkOAM1dJ1ps4B9FN-kc_2Bw-2r2M |
link.rule.ids | 310,311,786,790,795,796,802,27958,55109 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1JS8NAFB5qBfWk0oq7I3hQMF0mmSzH2IVG0yLaSm9lVgzShdJA8df7Jql1wYOXMCQMCW8I3zfz3vc9hK6UZloS7ljKrSvLETazeM1llqCOraRkjGpzNNDtuZ2Bcz-kwwK6XWthlFJZ8ZmqmGGWy5dTkZqjsmrgE9ii-xtoE3C-FuRqrS10uTLOrEaNsAE_PLU9YjRWcFnN-NE6JUOO9i7qfr4zLxh5q6QLXhHvv-wY__tRe6j8pdHDj2v02UcFNSmhZTjBrcwUAubg0PiFL5NcnIhjoNN4MMN9I5bCd4BeEjeNba7peAXjcJ4sXsdG04ivm-ENfomfIxx-yzNg4Le4nRiSiqPxLAVQxU95ia0qo3671W90rFVvBStxgFPzwKZKA3dTdVXngSdZTQQmbMCvJDwkAQMuxrVmLq1zL1DC9bjDfAb8gVLC7QNUnEwn6hBh7QuPUFtIQYljSxYQqrWxwJGwE9LSO0IlE7TRLHfPGK3idfz37Qu03el341Ec9R5O0I5ZRJO7If4pKi7mqToDCrDg59nKfwB92LK5 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2022+2nd+International+Conference+on+Advance+Computing+and+Innovative+Technologies+in+Engineering+%28ICACITE%29&rft.atitle=An+Efficient+Approximation+Look+Up+Table+Based+Distributed+Arithmetic+%28DA%29+VLSI+Architecture+for+Finite+Impulse+Response&rft.au=Bhadavath%2C+Kiran+kumar&rft.au=Livinsa%2C+Z.+Mary&rft.date=2022-04-28&rft.pub=IEEE&rft.spage=1849&rft.epage=1852&rft_id=info:doi/10.1109%2FICACITE53722.2022.9823908&rft.externalDocID=9823908 |