Exploiting hardware transactional memory in main-memory databases

So far, transactional memory-although a promising technique-suffered from the absence of an efficient hardware implementation. The upcoming Haswell microarchitecture from Intel introduces hardware transactional memory (HTM) in mainstream CPUs. HTM allows for efficient concurrent, atomic operations,...

Full description

Saved in:
Bibliographic Details
Published in2014 IEEE 30th International Conference on Data Engineering pp. 580 - 591
Main Authors Leis, Viktor, Kemper, Alfons, Neumann, Thomas
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.03.2014
Subjects
Concurrent computing
Hardware
Multicore processing
Parallel processing
Protocols
Synchronization
Online AccessGet full text

Cover

More Information
Summary:So far, transactional memory-although a promising technique-suffered from the absence of an efficient hardware implementation. The upcoming Haswell microarchitecture from Intel introduces hardware transactional memory (HTM) in mainstream CPUs. HTM allows for efficient concurrent, atomic operations, which is also highly desirable in the context of databases. On the other hand HTM has several limitations that, in general, prevent a one-to-one mapping of database transactions to HTM transactions. In this work we devise several building blocks that can be used to exploit HTM in main-memory databases. We show that HTM allows to achieve nearly lock-free processing of database transactions by carefully controlling the data layout and the access patterns. The HTM component is used for detecting the (infrequent) conflicts, which allows for an optimistic, and thus very low-overhead execution of concurrent transactions.
ISSN:1063-6382
2375-026X
DOI:10.1109/ICDE.2014.6816683