Characteristics of low-temperature pulse-laser-deposited (Pb,Sr)TiO3 films in metal/ferroelectric/silicon structure

In this study, pulsed-laser deposited (Pb,Sr)TiO3 (PSrT) films on p-type Si were studied at low substrate temperatures ranging from 300 to 450 deg C for metal/ferroelectric/semiconductor applications. The substrate temperature strongly enhances film crystallinity without significant inter-diffusion...

Full description

Saved in:
Bibliographic Details
Published inJournal of physics. D, Applied physics Vol. 40; no. 1; pp. 254 - 259
Main Authors Wang, Jyh-Liang, Lai, Yi-Sheng, Gwo-Yann Lee, Trent, Chiou, Bi-Shiou, Tsai, Chun-Chien, Tseng, Huai-Yuan, Jan, Chueh-Kuei, Cheng, Huang-Chung
Format Journal Article
LanguageEnglish
Published Bristol IOP Publishing 07.01.2007
Institute of Physics
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In this study, pulsed-laser deposited (Pb,Sr)TiO3 (PSrT) films on p-type Si were studied at low substrate temperatures ranging from 300 to 450 deg C for metal/ferroelectric/semiconductor applications. The substrate temperature strongly enhances film crystallinity without significant inter-diffusion at the PSrT/Si interface and affects the electrical properties. As the substrate temperature increases, the films have smaller leakage currents, fewer trap states at the electrode interfaces, clockwise capacitance versus applied field hysteresis loops and larger memory windows correlated with superior crystallinity. Conversely, 300 deg C-deposited films exhibit a small and counterclockwise loop with a positive shift of the flatband voltage, attributed to more negative trap charges within the films. However, the high substrate temperature (450 deg C) may produce serious Pb-O volatilization, incurring more defects and leakage degradation. The analyses of fixed charge density and flatband voltage shift reveal the trap status and agree well with the leakage characteristic. An electron band model of the Pt/PSrT/Si electronic structure is proposed to explain the electrical behaviour. The excellent fatigue endurance with a small variation of memory windows ( < 11%) after 1010 switching is also demonstrated.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0022-3727
1361-6463
DOI:10.1088/0022-3727/40/1/023