Enabling Design Space Exploration of DRAM Caches for Emerging Memory Systems

The increasing growth of applications' memory capacity and performance demands has led the CPU vendors to deploy heterogeneous memory systems either within a single system or via disaggregation. DRAM caches are one way to enable heterogeneity and disaggregation in such systems. While there is s...

Full description

Saved in:
Bibliographic Details
Published in2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) pp. 340 - 342
Main Authors Babaie, Maryam, Akram, Ayaz, Lowe-Power, Jason
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.04.2023
Subjects
Diasaggregated Memories
DRAM Cache
gem5
Heterogeneous Memories
Online AccessGet full text
DOI10.1109/ISPASS57527.2023.00046

Cover

More Information
Summary:The increasing growth of applications' memory capacity and performance demands has led the CPU vendors to deploy heterogeneous memory systems either within a single system or via disaggregation. DRAM caches are one way to enable heterogeneity and disaggregation in such systems. While there is significant research investigating the designs of DRAM caches, there has been little research investigating DRAM caches from a full system point of view, because there is not a suitable model available to the community to accurately study large-scale systems with DRAM caches at a cycle-level. In this work we describe a new cycle-level DRAM cache model in the gem5 simulator which can be used for emerging heterogeneous and disaggregated memory systems.
DOI:10.1109/ISPASS57527.2023.00046