Efficient Accelerator Design in High-Level Synthesis Using Approximate Logic Components

FPGA-based architectures have emerged as a versatile acceleration solution for various applications, aided by High-Level Synthesis (HLS) tools. For applications with some level of error resilience, the use of approximate logic components such as imprecise multipliers and adders can improve resource...

Full description

Saved in:
Bibliographic Details
Published in2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) pp. 1 - 6
Main Authors Almeida, Tiago Da Silva, Wanner, Lucas
Format Conference Proceeding
LanguageEnglish
Published IEEE 20.06.2023
Subjects
Adders
Approximate Computing
Degradation
Energy efficiency
Error mitigation
FPGA
High-level Synthesis
Libraries
Limiting
Resilience
Sobel Filter
Very large scale integration
Online AccessGet full text

Cover

More Information
Summary:FPGA-based architectures have emerged as a versatile acceleration solution for various applications, aided by High-Level Synthesis (HLS) tools. For applications with some level of error resilience, the use of approximate logic components such as imprecise multipliers and adders can improve resource usage and energy efficiency. Nevertheless, these components must be carefully composed and combined to prevent error accumulation and to ensure that the application produces valid outputs. In this work, we explore approximate multiplier and adder designs used in Multiply-accumulate (MAC) operations for accelerators implemented in HLS, aiming to find combinations of components that can save power and resources while effectively mitigating errors in application outputs. We show that the best combinations of components can improve the Power Area Product (PAP) of a Sobel filter accelerator design by 36-49% compared to a precise design while limiting errors and maintaining an acceptable quality of results.
ISSN:2159-3477
DOI:10.1109/ISVLSI59464.2023.10238558