Impact of Quantization Noise Errors in FPGA Based WLAN Timing Synchronization with the Schmidl and Cox Algorithm

• Published in: 2021 IEEE International Symposium on Circuits and Systems (ISCAS) pp. 1 - 5
• Main Authors: Gomez, Jorge Torres, Marrero, Liset Martinez, Koepp, Matthias, Sharma, Rajesh Kumar
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01.05.2021
• Subjects: Clock Synchronization; Clocks; Field programmable gate arrays; FPGA; Quantization (signal); Quantization Noise Errors; Real-time systems; Synchronization; Wireless LAN; WLAN
• ISBN: 9781728192017; 1728192013
• ISSN: 2158-1525; 2158-1525
• DOI: 10.1109/ISCAS51556.2021.9401686

The implementation of accurate solutions to synchronize the transceiver's clocks in real-time operations plays a major role in the current development of communication systems. Considering the orthogonal frequency division multiplexing (OFDM)-based systems, adopted for the deployment of fifth- generation mobile networks (5G), industrial networks, and the wireless local area network (WLAN) standard, several reported solutions focus on field-programmable gate array (FPGA) designs for the clock synchronization in real-time operations. However, reported solutions describe with minor details the impact of the introduced quantization noise error (QNE) based on the implemented bit-width. Their studies provide insights to implement digital solutions of reduced complexity. The current article provides theoretical expressions to characterize accuracy and precision while synchronizing the transmitter's clock. The presented analysis is intended to support designers to evaluate the clock synchronization design considering the bit-width for implementing the given system.