HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler

The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The sa...

Full description

Saved in:
Bibliographic Details
Published inInternational Conference on Field-programmable Logic and Applications pp. 380 - 381
Main Authors Kasgen, Philipp, Messelka, Mohamed, Weinhardt, Markus
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2021
Subjects
C compiler
CGRA
Computational efficiency
Computer architecture
Energy efficiency
Field programmable gate arrays
FPU
Hardware
HPC
Multicore processing
Parallel processing
Reconfigurable Computing
Online AccessGet full text

Cover

More Information
Summary:The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The said strengths of reconfigurable systems are also beneficial for other application domains, e.g. High-Performance Computing (HPC), since single-core and multicore systems may soon hit scaling limits.
ISSN:1946-1488
DOI:10.1109/FPL53798.2021.00074