Carbon Nanotube Field Effect Transistor and Resistive Random Access Memory based 2-bit Ternary Comparator
The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area and interconnect limitations. To overcome these limitations, the concept of multiple valued logic (MVL) circuits is introduced. The ternary log...
Saved in:
Published in | 2020 8th International Conference on Intelligent and Advanced Systems (ICIAS) pp. 1 - 6 |
---|---|
Main Authors | , , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
13.07.2021
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area and interconnect limitations. To overcome these limitations, the concept of multiple valued logic (MVL) circuits is introduced. The ternary logic is one of the most effective implementation for design of multivalued logic circuits due to its reduced interconnect complexity and chip area. The design methodology for the implementation of 2-bit ternary comparator utilizing carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM)is presented in this manuscript. CNTFETs are preferred for design of ternary logic circuits due to its desirable property of adjusting the desired threshold voltage which is dependent on the the carbon nanotube (CNT) diameter. Additionally, another technology suitable for ternary design implementation is RRAM due to its ability to store multiple resistance states within a single cell. The ternary comparator has been designed using CNTFETRRAM ternary logic gates and utilizing negation of literals technique. The comparator design utilizes both binary and ternary gates for effective implementation. This paper presents the simulation results of the ternary comparator using HSPICE software. |
---|---|
AbstractList | The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area and interconnect limitations. To overcome these limitations, the concept of multiple valued logic (MVL) circuits is introduced. The ternary logic is one of the most effective implementation for design of multivalued logic circuits due to its reduced interconnect complexity and chip area. The design methodology for the implementation of 2-bit ternary comparator utilizing carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM)is presented in this manuscript. CNTFETs are preferred for design of ternary logic circuits due to its desirable property of adjusting the desired threshold voltage which is dependent on the the carbon nanotube (CNT) diameter. Additionally, another technology suitable for ternary design implementation is RRAM due to its ability to store multiple resistance states within a single cell. The ternary comparator has been designed using CNTFETRRAM ternary logic gates and utilizing negation of literals technique. The comparator design utilizes both binary and ternary gates for effective implementation. This paper presents the simulation results of the ternary comparator using HSPICE software. |
Author | Gupta, Shagun Zahoor, Furqan Hussin, Fawnizu Azmadi Ahmad, Mohamad Radzi Khanday, Farooq Ahmad Nawi, Illani Mohd |
Author_xml | – sequence: 1 givenname: Furqan surname: Zahoor fullname: Zahoor, Furqan email: furqan_18000022@utp.edu.my organization: Universiti Teknologi Petronas Seri Iskandar,Dept. of Electrical & Electronics Eng,Perak,Malaysia – sequence: 2 givenname: Fawnizu Azmadi surname: Hussin fullname: Hussin, Fawnizu Azmadi email: fawnizu@utp.edu.my organization: Universiti Teknologi Petronas Seri Iskandar,Dept. of Electrical & Electronics Eng,Perak,Malaysia – sequence: 3 givenname: Farooq Ahmad surname: Khanday fullname: Khanday, Farooq Ahmad email: farooqkhanday@kashmiruniversity.ac.in organization: University of Kashmir,Dept. of Electronics & Instrumentation Technology,Srinagar,Jammu and Kashmir,India – sequence: 4 givenname: Mohamad Radzi surname: Ahmad fullname: Ahmad, Mohamad Radzi email: mohamadradzi.ahmad@utp.edu.my organization: Universiti Teknologi Petronas Seri Iskandar,Dept. of Electrical & Electronics Eng,Perak,Malaysia – sequence: 5 givenname: Illani Mohd surname: Nawi fullname: Nawi, Illani Mohd email: illani.nawi@utp.edu.my organization: Universiti Teknologi Petronas Seri Iskandar,Dept. of Electrical & Electronics Eng,Perak,Malaysia – sequence: 6 givenname: Shagun surname: Gupta fullname: Gupta, Shagun email: guptashagun15@gmail.com organization: Shri Mata Vaishno Devi University Katra,School of ECE,Jammu and Kashmir,India |
BookMark | eNotj81KxDAcxCPowV19Ag_mBVrz1aQ5lrKrhVVhXc9L0vwDgW2yJFXw7a24p-E3MMPMCl3HFAGhR0pqSol-Gvqh-xBaUFEzwmitpWCNoFdoRRVrqZJSslsUepNtivjNxDR_WcDbACeHN97DOONDNrGEMqeMTXR4D38QvgHvF0wT7sYRSsGvMKX8g60p4DCrbFiSkKNZvD5NZ5PN0nCHbrw5Fbi_6Bp9bjeH_qXavT8PfberAiN8rhrtvFOESqm8ZlYAEw1hSigvGRfEt1YZA0oKSrlupSWajFrzFtqROK00X6OH_94AAMdzDtOy43h5z38BgVBUgA |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/ICIAS49414.2021.9642541 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library Online IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library Online url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EISBN | 1728176662 9781728176666 |
EndPage | 6 |
ExternalDocumentID | 9642541 |
Genre | orig-research |
GrantInformation_xml | – fundername: PETRONAS funderid: 10.13039/100016929 |
GroupedDBID | 6IE 6IL CBEJK RIE RIL |
ID | FETCH-LOGICAL-i203t-59dfd701667f92b4e24502747f62340f8b7aae764113986b090c9938e8c0d9793 |
IEDL.DBID | RIE |
IngestDate | Thu Jun 29 18:37:37 EDT 2023 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i203t-59dfd701667f92b4e24502747f62340f8b7aae764113986b090c9938e8c0d9793 |
PageCount | 6 |
ParticipantIDs | ieee_primary_9642541 |
PublicationCentury | 2000 |
PublicationDate | 2021-July-13 |
PublicationDateYYYYMMDD | 2021-07-13 |
PublicationDate_xml | – month: 07 year: 2021 text: 2021-July-13 day: 13 |
PublicationDecade | 2020 |
PublicationTitle | 2020 8th International Conference on Intelligent and Advanced Systems (ICIAS) |
PublicationTitleAbbrev | ICIAS |
PublicationYear | 2021 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
Score | 1.8473294 |
Snippet | The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 1 |
SubjectTerms | Carbon nanotubes Carbon nanotubes field (CNT) emerging memory technologies Integrated circuit interconnections Logic gates multi valued logic (MVL) Multivalued logic Random access memory Resistance resistive random access memory (RRAM) Simulation ternary systems |
Title | Carbon Nanotube Field Effect Transistor and Resistive Random Access Memory based 2-bit Ternary Comparator |
URI | https://ieeexplore.ieee.org/document/9642541 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA5zJ08qm_ibHDzarj_SpjmO4tiEiUwHu42keYEhtjLaw_zrfUnrRPHgrQktLXltvu-9fu89Qm7RwZGMF5lnQEYeMyLxJMKCF3GpBdMG3yknkH1Mp0v2sEpWPXK3z4UBACc-A98eun_5uioaGyobCSTLic1SP-BCtLlanWQrDMRols_Gz0yw0IZKotDvzv7RNsWhxuSIzL_u14pFXv2mVn7x8asU438f6JgMv_Pz6NMeeU5ID8oB2eRyq6qS4n5Z1Y0COrHiNNqWJ6YOk1xJECpLTRdgB7jT0QUOqzc6do0T6dwKb3fUYpumEbrNeKWNGOJc3tUJr7ZDspzcv-RTr2uk4G2iIK69RGijOZK7lBsRKQYRS5w7apD8sMBkiksJPGUh8sEsVYEICuQtGWRFoAV-waekX1YlnBGK5pOcx8wg82GyYKLgEGoJsUogDmM4JwO7TOv3tlbGuluhi7-nL8mhNZWNlYbxFenX2wauEeRrdeOs-wk_L6hT |
link.rule.ids | 310,311,783,787,792,793,799,27937,55086 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELWqMsAEqEV844GRtPlw4nisIqoW2gqVVupWOfFZqhAJqpIBfj1nJxSBGNhiK1EiX-L37vLujpBbdHAk41nsaJC-w7QIHYmw4PhcKsGUxnfKCmRn0WjJHlbhqkXudrkwAGDFZ9Azh_ZfviqyyoTK-gLJcmiy1PeQV8dRna3ViLY8V_THyXjwzATzTLDE93rN-T8ap1jcGB6S6dcda7nIS68q01728asY438f6Yh0vzP06NMOe45JC_IO2SRymxY5xR2zKKsU6NDI02hdoJhaVLJFQajMFZ2DGeBeR-c4LF7pwLZOpFMjvX2nBt0U9dFxxitNzBDnkqZSeLHtkuXwfpGMnKaVgrPx3aB0QqG04kjvIq6FnzLwWWgdUo30h7k6TrmUwCPmISOMo9QVbobMJYY4c5XAb_iEtPMih1NC0YCS84Bp5D5MZkxkHDwlIUhDCLwAzkjHLNP6ra6WsW5W6Pzv6RuyP1pMJ-vJePZ4QQ6M2Uzk1AsuSbvcVnCFkF-m19bSnzm_q54 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2020+8th+International+Conference+on+Intelligent+and+Advanced+Systems+%28ICIAS%29&rft.atitle=Carbon+Nanotube+Field+Effect+Transistor+and+Resistive+Random+Access+Memory+based+2-bit+Ternary+Comparator&rft.au=Zahoor%2C+Furqan&rft.au=Hussin%2C+Fawnizu+Azmadi&rft.au=Khanday%2C+Farooq+Ahmad&rft.au=Ahmad%2C+Mohamad+Radzi&rft.date=2021-07-13&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FICIAS49414.2021.9642541&rft.externalDocID=9642541 |