Carbon Nanotube Field Effect Transistor and Resistive Random Access Memory based 2-bit Ternary Comparator

The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area and interconnect limitations. To overcome these limitations, the concept of multiple valued logic (MVL) circuits is introduced. The ternary log...

Full description

Saved in:
Bibliographic Details
Published in2020 8th International Conference on Intelligent and Advanced Systems (ICIAS) pp. 1 - 6
Main Authors Zahoor, Furqan, Hussin, Fawnizu Azmadi, Khanday, Farooq Ahmad, Ahmad, Mohamad Radzi, Nawi, Illani Mohd, Gupta, Shagun
Format Conference Proceeding
LanguageEnglish
Published IEEE 13.07.2021
Subjects
Carbon nanotubes
Carbon nanotubes field (CNT)
emerging memory technologies
Integrated circuit interconnections
Logic gates
multi valued logic (MVL)
Multivalued logic
Random access memory
Resistance
resistive random access memory (RRAM)
Simulation
ternary systems
Online AccessGet full text

Cover

More Information
Summary:The existing binary logic (two-level) and MOSFET (metal oxide semiconductor field effect transistor) have limitations in terms of storage density, chip area and interconnect limitations. To overcome these limitations, the concept of multiple valued logic (MVL) circuits is introduced. The ternary logic is one of the most effective implementation for design of multivalued logic circuits due to its reduced interconnect complexity and chip area. The design methodology for the implementation of 2-bit ternary comparator utilizing carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM)is presented in this manuscript. CNTFETs are preferred for design of ternary logic circuits due to its desirable property of adjusting the desired threshold voltage which is dependent on the the carbon nanotube (CNT) diameter. Additionally, another technology suitable for ternary design implementation is RRAM due to its ability to store multiple resistance states within a single cell. The ternary comparator has been designed using CNTFETRRAM ternary logic gates and utilizing negation of literals technique. The comparator design utilizes both binary and ternary gates for effective implementation. This paper presents the simulation results of the ternary comparator using HSPICE software.
DOI:10.1109/ICIAS49414.2021.9642541