Embedded OTP fuse in CMOS logic process

This paper presents the embedded OTP fuse in standard CMOS logic compatible process without additional mask. The embedded OTP fuse can be programmed in 100/spl mu/s per byte and be accessed in 6ns for 32 bits at once. The 32-bit OTP fuse takes less than 0.0085mm/sup 2/ in 0.25/spl mu/m CMOS process...

Full description

Saved in:
Bibliographic Details
Published in2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05) pp. 13 - 15
Main Authors Ching-Yuan Lin, Chung-Hung Lin, Chien-Hung Ho, Wei-Wu Liao, Shu-Yueh Lee, Ming-Chou Ho, Shin-Chen Wang, Shih-Chan Huang, Yuan-Tai Lin, Charles Ching-Hsiang Hsu
Format Conference Proceeding
LanguageEnglish
Published IEEE 2005
Subjects
CMOS logic circuits
CMOS process
Costs
Electrons
Fuses
Latches
MOS devices
MOSFETs
Nonvolatile memory
Threshold voltage
Online AccessGet full text

Cover

More Information
Summary:This paper presents the embedded OTP fuse in standard CMOS logic compatible process without additional mask. The embedded OTP fuse can be programmed in 100/spl mu/s per byte and be accessed in 6ns for 32 bits at once. The 32-bit OTP fuse takes less than 0.0085mm/sup 2/ in 0.25/spl mu/m CMOS process and has 10-year data retention at 85/spl deg/C.
ISBN:0769523137
9780769523132
ISSN:1087-4852
2576-9154
DOI:10.1109/MTDT.2005.22