Parasitics effects in multi gate MOSFETs
The parasitics in multi-gate transistors (MugFETs or FinFETs) are expected to significantly degrade the device and circuit performance in scaled technologies. Using extensive 3-D device and circuit simulations, the impact of parasitics on the device and circuit performance is systematically investig...
Saved in:
Published in | 2006 International Workshop on Nano CMOS pp. 255 - 260 |
---|---|
Main Authors | , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
01.01.2006
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | The parasitics in multi-gate transistors (MugFETs or FinFETs) are expected to significantly degrade the device and circuit performance in scaled technologies. Using extensive 3-D device and circuit simulations, the impact of parasitics on the device and circuit performance is systematically investigated. The results clearly identify the issues in integrating high-K gate dielectrics in scaled multi-gate transistors. We show from 3-D simulations that, when a high-K gate dielectric (with a K ~ 15, similar to hafnium oxide) is integrated in a multi-gate transistor, a 5times increase (compared to the SiO 2 ) in the off current occurs due to the fringing field induced barrier lowering effects. At the circuit level, our results show that, an order of magnitude degradation in the delay can take place, due to the unoptimized FinFET layouts. |
---|---|
ISBN: | 142440603X 9781424406036 |
DOI: | 10.1109/IWNC.2006.4570996 |