Generalized multiplying D/A converter stages for low-power pipelined A/D converters

We present the generalized form of multiplying D/A converter (MDAC) stages in pipelined A/D converters allowing to realize non-integer and integer-valued MDAC gains that are not necessarily in the form of 2 R . This allows better distribution of overall gain among MDAC stages compared to the convent...

Full description

Saved in:
Bibliographic Details
Published in2009 European Conference on Circuit Theory and Design pp. 117 - 120
Main Authors Isa, Erkan Nevzat, Morche, Dominique, Dehollain, Catherine
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2009
Subjects
Capacitance
Capacitors
Energy consumption
Error correction
Feedback
Logic
Power dissipation
Sampling methods
Virtual reality
Voltage
Online AccessGet full text

Cover

More Information
Summary:We present the generalized form of multiplying D/A converter (MDAC) stages in pipelined A/D converters allowing to realize non-integer and integer-valued MDAC gains that are not necessarily in the form of 2 R . This allows better distribution of overall gain among MDAC stages compared to the conventional implementations leading to lower power dissipation. A comprehensive model for estimating the implications on offset voltages of comparators is derived and the impact on error due to capacitive mismatch is analyzed. The general form of digital error correction logic is illustrated. A case study for 65 nm technology is elaborated for a 12-bit pipelined converter. The optimization results show that power consumption can be reduced more than 22% by employing non-integer and non-conventional integer gain MDACs for a particular setting.
DOI:10.1109/ECCTD.2009.5274968