3D-Resurf: The integration of a p-channel LDMOS in a standard CMOS process

This paper presents an isolated high voltage (HV) p- channel lateral double diffused MOS (LDMOS) transistor integrated in a commercial 0.35mum CMOS process without any additional mask or implant steps and thus without increasing process complexity. It is shown that by the introduction of carefully c...

Full description

Saved in:
Bibliographic Details
Published in2008 20th International Symposium on Power Semiconductor Devices and IC's pp. 123 - 126
Main Authors Vescoli, V., Park, J.M., Carniello, S., Minixhofer, R.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.05.2008
Subjects
Automotive applications
CMOS integrated circuits
CMOS process
Energy management
Implants
MOSFETs
Power generation economics
Power semiconductor devices
Quality management
Voltage control
Online AccessGet full text

Cover

More Information
Summary:This paper presents an isolated high voltage (HV) p- channel lateral double diffused MOS (LDMOS) transistor integrated in a commercial 0.35mum CMOS process without any additional mask or implant steps and thus without increasing process complexity. It is shown that by the introduction of carefully controlled PWELL stripes in the drift region, an increase in breakdown voltages (V B ) of LDMOS transistors from 10 to up to 25 V can be achieved. For the huge field of power management and automotive applications this approach of integration allows optimization for multiple voltage domains and guarantees high quality levels at an economical price level.
ISBN:9781424415328
1424415322
ISSN:1063-6854
1946-0201
DOI:10.1109/ISPSD.2008.4538913