A multiple code-rate turbo decoder based on reciprocal dual trellis architecture

To increase channel efficiency for high throughput systems, the high code-rate schemes are usually required. However, conventional turbo decoders in high code-rate usually apply high radix trellis structure, and the complexity of the trellis increases exponentially according to the code-rate. In thi...

Full description

Saved in:
Bibliographic Details
Published in2010 IEEE International Symposium on Circuits and Systems (ISCAS) pp. 1496 - 1499
Main Authors Chen-Yang Lin, Cheng-Chi Wong, Hsie-Chia Chang
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.05.2010
Subjects
CMOS logic circuits
CMOS process
Computational modeling
Convolutional codes
Costs
Decoding
Hardware
Multiaccess communication
Throughput
Turbo codes
Online AccessGet full text

Cover

More Information
Summary:To increase channel efficiency for high throughput systems, the high code-rate schemes are usually required. However, conventional turbo decoders in high code-rate usually apply high radix trellis structure, and the complexity of the trellis increases exponentially according to the code-rate. In this paper, the reciprocal dual trellis is applied to reduce the trellis complexity and a multiple code-rate turbo decoder is proposed. A sign magnitude representation is also introduced to lower the hardware complexity. The puncturing methodology is applied to WCDMA system as a case study of high code-rate turbo codes, and the investigated code-rates are 1/3, 1/2, 2/3, and 4/5. The simulation results are also shown in this paper. Fabricated with CMOS 90nm process, the proposed decoder containing 370K logic gates and 58kb storage units can achieve 101Mb/s with 80mW at code-rate 4/5.
ISBN:1424453089
9781424453085
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2010.5537361