First Experimental Demonstration of Negative Capacitance InGaAs MOSFETs With Hf0.5Zr0.5O2 Ferroelectric Gate Stack

We demonstrate, for the first time, the negative capacitance (NC) In 0.53 Ga 0.47 As nMOSFET with 8-nm Hf 0.5 Zr 0.5 O 2 (HZO) as ferroelectric (FE) dielectric for sub-60 mV/dec subthreshold swing (SS). The impact of annealing treatments on the FE properties and electrical characteristics of NC InGa...

Full description

Saved in:
Bibliographic Details
Published in2018 IEEE Symposium on VLSI Technology pp. 47 - 48
Main Authors Luc, Q. H., Fan-Chiang, C. C., Huynh, S. H., Huang, P., Do, H. B., Ha, M. T. H., Jin, Y. D., Nguyen, T. A., Zhang, K. Y., Wang, H. C., Lin, Y. K., Lin, Y. C., Hu, C., Iwai, H., Chang, E. Y.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.06.2018
Subjects
Annealing
Indium gallium arsenide
Iron
Logic gates
MOSFET
MOSFET circuits
Silicon
Online AccessGet full text
ISSN2158-9682
DOI10.1109/VLSIT.2018.8510644

Cover

Abstract We demonstrate, for the first time, the negative capacitance (NC) In 0.53 Ga 0.47 As nMOSFET with 8-nm Hf 0.5 Zr 0.5 O 2 (HZO) as ferroelectric (FE) dielectric for sub-60 mV/dec subthreshold swing (SS). The impact of annealing treatments on the FE properties and electrical characteristics of NC InGaAs nMOSFETs are investigated. Optimized annealing condition results in NC effects at the HZO/Al 2 O 3 /InGaAs nMOSFETs with steep SS property (~ 11 mV/dec).
AbstractList We demonstrate, for the first time, the negative capacitance (NC) In 0.53 Ga 0.47 As nMOSFET with 8-nm Hf 0.5 Zr 0.5 O 2 (HZO) as ferroelectric (FE) dielectric for sub-60 mV/dec subthreshold swing (SS). The impact of annealing treatments on the FE properties and electrical characteristics of NC InGaAs nMOSFETs are investigated. Optimized annealing condition results in NC effects at the HZO/Al 2 O 3 /InGaAs nMOSFETs with steep SS property (~ 11 mV/dec).
Author Lin, Y. K.
Jin, Y. D.
Huang, P.
Zhang, K. Y.
Wang, H. C.
Chang, E. Y.
Iwai, H.
Do, H. B.
Ha, M. T. H.
Hu, C.
Lin, Y. C.
Huynh, S. H.
Fan-Chiang, C. C.
Luc, Q. H.
Nguyen, T. A.
Author_xml – sequence: 1
  givenname: Q. H.
  surname: Luc
  fullname: Luc, Q. H.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 2
  givenname: C. C.
  surname: Fan-Chiang
  fullname: Fan-Chiang, C. C.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 3
  givenname: S. H.
  surname: Huynh
  fullname: Huynh, S. H.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 4
  givenname: P.
  surname: Huang
  fullname: Huang, P.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 5
  givenname: H. B.
  surname: Do
  fullname: Do, H. B.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 6
  givenname: M. T. H.
  surname: Ha
  fullname: Ha, M. T. H.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 7
  givenname: Y. D.
  surname: Jin
  fullname: Jin, Y. D.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 8
  givenname: T. A.
  surname: Nguyen
  fullname: Nguyen, T. A.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 9
  givenname: K. Y.
  surname: Zhang
  fullname: Zhang, K. Y.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 10
  givenname: H. C.
  surname: Wang
  fullname: Wang, H. C.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 11
  givenname: Y. K.
  surname: Lin
  fullname: Lin, Y. K.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 12
  givenname: Y. C.
  surname: Lin
  fullname: Lin, Y. C.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 13
  givenname: C.
  surname: Hu
  fullname: Hu, C.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 14
  givenname: H.
  surname: Iwai
  fullname: Iwai, H.
  organization: National Chiao Tung University, Hsinchu, Taiwan
– sequence: 15
  givenname: E. Y.
  surname: Chang
  fullname: Chang, E. Y.
  organization: National Chiao Tung University, Hsinchu, Taiwan
BookMark eNotkNtKAzEYhKMo2FZfQG_yArvmvOllqT1BtRetCt6Uf9M_Gm13SxJE394FezMzMPDBTJ9cNG2DhNxyVnLOhvcvy_ViUwrGbWk1Z0apM9LnWlqjBLfinPQE17YYGiuuSD-lT8YE6-oeidMQU6aTnyPGcMAmw54-4KFtUo6QQ9vQ1tMnfO_yN9IxHMGFDI1DumhmMEr0cbWeTjaJvob8QeeelfotdrISdIoxtrhHl2NwdAYZ6TqD-7omlx72CW9OPiDPHWE8L5ar2WI8WhaBVzoXRguJprY7Lbm31tjaeKy1qFG7CsAqqUDvKu6NA6y09qBkFx1nwktlKjkgd__cgIjbYzcP4u_29I_8AyLwW2E
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/VLSIT.2018.8510644
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1538642182
9781538642184
EISSN 2158-9682
EndPage 48
ExternalDocumentID 8510644
Genre orig-research
GroupedDBID 29G
6IE
6IH
6IL
6IN
AAWTH
ABLEC
ADZIZ
AI.
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
OCL
RIE
RIL
RIO
RNS
VH1
ID FETCH-LOGICAL-i175t-6523e6b8d531f8868b6feb52be5c7aa8434a5d71f6cae755fa436cac102f34673
IEDL.DBID RIE
IngestDate Wed Aug 27 02:52:38 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-6523e6b8d531f8868b6feb52be5c7aa8434a5d71f6cae755fa436cac102f34673
PageCount 2
ParticipantIDs ieee_primary_8510644
PublicationCentury 2000
PublicationDate 2018-June
PublicationDateYYYYMMDD 2018-06-01
PublicationDate_xml – month: 06
  year: 2018
  text: 2018-June
PublicationDecade 2010
PublicationTitle 2018 IEEE Symposium on VLSI Technology
PublicationTitleAbbrev VLSIT
PublicationYear 2018
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020538
ssj0002685526
Score 2.179159
Snippet We demonstrate, for the first time, the negative capacitance (NC) In 0.53 Ga 0.47 As nMOSFET with 8-nm Hf 0.5 Zr 0.5 O 2 (HZO) as ferroelectric (FE) dielectric...
SourceID ieee
SourceType Publisher
StartPage 47
SubjectTerms Annealing
Indium gallium arsenide
Iron
Logic gates
MOSFET
MOSFET circuits
Silicon
Title First Experimental Demonstration of Negative Capacitance InGaAs MOSFETs With Hf0.5Zr0.5O2 Ferroelectric Gate Stack
URI https://ieeexplore.ieee.org/document/8510644
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELagEyy8xVseGElI40fcEZWWgihFKi-xINs5Q1TRojRd-PWck1IKYmCJrEiOLOdL7rvz3XeEHOkojV2U2IA5awIeRxBoJeIg5o7VNUIskb5QuHstO3f88lE8LpDjWS0MAJTJZxD6YXmWn47sxIfKTpAdoAXli2QRYVbVas3iKbFUQngqMXW2EFzqq0gmapzcX_Uvbn0mlwqnT_nRTqW0Ju0V0v1aR5VEMggnhQntxy-Jxv8udJVsftft0ZuZRVojCzBcJ8tzkoMbJG9nyPdoa07Yn57Bm2eJFRboyNFreCn1wGkTTanNCo8MejE816dj2u31263bMX3IilfacVEonnK89GLahjwfVW11Mkt9WI4ilbWDTXKHM5qdYNp3IciQTBSBROcUpFEpfp9OKamMdGBEbEDYRGvFGdciTepOWg2JEE5zhkOLXMUx_PGyLVIbjoawTShLcEoKAn1fxkWjrlMTM2kSrqHhteN3yIbfvef3Slrjebpxu3_f3iNL_g1WmVr7pFbkEzhATlCYwxIMn7kPtGU
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT-MwELZ4HIALzxVvfNgjCWn8iHtEpaVl24JE2UV7qWxnDBGiRSG98OsZJ6U8xIFLZEVyZDmTzDfj-b4h5LeO0thFiQ2YsybgcQSBViIOYu5YTaOJJdIThXt92b7hF7fido4cz7gwAFAWn0Hoh-VZfjq2E58qO0F0gB6Uz5NF9PtcVGytWUYllkoIDyam4Raal3qjyUT1k7_d687A13KpcPqcTw1VSn_SWiW9t5VUZSQP4aQwoX35ItL406Wuka135h69mvmkdTIHow2y8kF0cJPkrQwRH21-kPanZ_DocWJlDXTsaB_uSkVw2kBnarPC2wbtjM716TPtXV63moNn-i8r7mnbRaH4n-PlMqYtyPNx1Vgns9Qn5iiCWfuwRW5wRqMdTDsvBBnCiSKQGJ6CNCrFL9QpJZWRDoyIDQibaK0441qkSc1JqyERwmnOcGgRrTiGv172iyyMxiPYJpQlOCUFgdEv46Je06mJmTQJ11D36vE7ZNPv3vCpEtcYTjdu9_vbR2SpPeh1h91O_88eWfZvs6rb2icLRT6BA0QIhTksDeMVWq23sg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2018+IEEE+Symposium+on+VLSI+Technology&rft.atitle=First+Experimental+Demonstration+of+Negative+Capacitance+InGaAs+MOSFETs+With+Hf0.5Zr0.5O2+Ferroelectric+Gate+Stack&rft.au=Luc%2C+Q.+H.&rft.au=Fan-Chiang%2C+C.+C.&rft.au=Huynh%2C+S.+H.&rft.au=Huang%2C+P.&rft.date=2018-06-01&rft.pub=IEEE&rft.eissn=2158-9682&rft.spage=47&rft.epage=48&rft_id=info:doi/10.1109%2FVLSIT.2018.8510644&rft.externalDocID=8510644